US 2021/0067488 A1Published application

Integrated circuit

AssigneeNagravision S.A.

InventorsFabien GREMAUD, Brecht WYSEUR

Life of this patent

Estimating the term…

Loading patent…

Abstract

In overview, an integrated circuit in accordance with the disclosure comprises first and second network interface processors which are separate processors and which are connected by a first unidirectional interconnect. The first unidirectional interconnect allows data transfer from the first network interface processor to the second network interface processor, while preventing data transfer in the reverse direction. The first network interface processor is for communication with a first network which may be a secure network and the second network interface processor is for communication with second network which may be a public network, for example an insecure public network. In this way, the processing of data received from each of the first and second networks is performed by separate processors and data can only be sent from the first network to the second network, thereby protecting the first network from the second network.

Claims14

Dependent claims

An integrated circuit comprising:

a first network interface processor for communicating with a first network;
a second network interface processor for communicating with a second network, wherein the second network interface processor is a separate processor from the first network interface processor;
and
a first unidirectional interconnect connecting the first and second network interface processors;
wherein the first unidirectional interconnect is configured to allow data transfer from the first network interface processor to the second network interface processor via the first unidirectional interconnect and to prevent data transfer from the second network interface processor to the first network interface processor via the first unidirectional interconnect,
wherein the first network interface processor is configured to transmit data to the second network interface processor via the first unidirectional interconnect;
and
the second network interface processor is configured to receive data from the first network interface processor via the first unidirectional interconnect.

5 more elements

Dependencies are inferred from the claim text.

Facts

Application: 16/958,069Filed 21 Dec 2018
Priority: EP 17211231.029 Dec 2017
Published: 4 Mar 2021
Term ends: Not estimatedThe source records don’t support an estimate.

Classification7 codes

H04L 63/0227
For separating internal from external traffic, e.g. firewalls: filtering policies
H04L 9/0897
Escrow, recovery or storing of secret information, e.g. secret key escrow or cryptographic key storage: involving additional devices, e.g. trusted…
H04L 47/32
Flow control; Congestion control: by discarding or delaying data units, e.g. packets or frames
H04L 63/0209
For separating internal from external traffic, e.g. firewalls: architectural arrangements, e.g. perimeter networks or demilitarized zones