Method for supply voltage regulation and corresponding device
AssigneeSTMicroelectronics (Grenoble 2) SAS
InventorMichael Giovannini
Life of this patent
Estimating the term…
Abstract
A method for modifying the frequency of a clock signal clocking an integrated circuit supplied by a voltage controller, comprises, in response to a command for the modification, varying the frequency of the clock signal at a rate allowing a supply voltage to be controlled by the controller. The variation comprises at least one series of successive divisions of the frequency of the clock signal into successive intermediate signals of respective intermediate frequencies.
Claims12
A method for modifying a frequency of a clock signal, the clock signal clocking an integrated circuit supplied by a voltage controller, the method comprising:
- in response to a command for the modification, varying the frequency of the clock signal, comprising at least one series of successive divisions of the frequency of the clock signal into successive intermediate signals of respective intermediate frequencies, the at least one series being configured to allow a supply voltage to be controlled by the controller.
An integrated circuit comprising:
- a supply voltage controller;
- a clock signal generator configured to receive a command to modify a frequency of a clock signal;
- and
- a frequency divider configured to, in response to the command, vary the frequency of the clock signal with at least one series of successive divisions of the frequency of the clock signal into successive intermediate signals of respective intermediate frequencies, such that the at least one series is configured to allow a supply voltage to be controlled by the controller.
integrated circuit according to claim 7, wherein the frequency divider comprises a first counter-comparator for a first number settable in a first register, and a second counter-comparator for a second number settable in a second register, wherein the first counter-comparator and the second counter-comparator are jointly configured to periodically subtract a first number of pulses per group from a second number of pulses of the clock signal, such that a ratio of the first number to the second number determines the division ratio of each division.
Dependencies are inferred from the claim text.