Method, apparatus, device, and medium for implementing simulator
AssigneeBeijing Baidu Netcom Science Technology Co., Ltd.
InventorZhao ZHANG
Life of this patent
Estimating the term…
Abstract
According to example embodiments of the present disclosure, a method, an apparatus, a device, and a medium for implementing a simulator are provided. The method may include reading a first piece of data for a first analog module of the simulator from a unified storage file, then writing a second piece of data into the unified storage file, the second piece of data being generated based on processing on the first piece of data by the first analog module. The method further includes reading the second piece of data for a second analog module in the simulator from the unified storage file, and then writing a third piece of data into the unified storage file, the third piece of data being generated based on processing on the second piece of data by the second analog module.
Claims17
A method for implementing a simulator, comprising:
- reading a first piece of data for a first analog module of the simulator from a unified storage file, the first analog module being configured for simulating a first function of a chip, and the unified storage file being configured for unified storage of input data and output data of analog modules in the simulator;
- writing a second piece of data into the unified storage file, the second piece of data being generated based on processing on the first piece of data by the first analog module;
- reading the second piece of data for a second analog module in the simulator from the unified storage file, the second analog module being configured for simulating a second function of the chip, and the second analog module being configured to run after the first analog module;
- and
- writing a third piece of data into the unified storage file, the third piece of data being generated based on processing on the second piece of data by the second analog module.
An apparatus for implementing a simulator, comprising:
- at least one processor;
- and
- a memory storing instructions, wherein the instructions when executed by the at least one processor, cause the at least one processor to perform operations, the operations comprising:
- reading a first piece of data of a first analog module for the simulator from a unified storage file, the first analog module being configured for simulating a first function of a chip, and the unified storage file being configured for unified storage of input data and output data of the analog module in the simulator;
- writing a second piece of data into the unified storage file, the second piece of data being generated based on processing on the first piece of data by the first analog module;
- reading the second piece of data for a second analog module in the simulator from the unified storage file, the second analog module being configured for simulating a second function of the chip, and the second analog module being configured to run after the first analog module;
- and
- writing a third piece of data into the unified storage file, the third piece of data being generated based on processing on the second piece of data by the second analog module.
A non-transitory computer readable storage medium, storing a computer program thereon, wherein the program, when executed by a processor, causes the processor to perform operations, the operations comprising:
- reading a first piece of data for a first analog module of the simulator from a unified storage file, the first analog module being configured for simulating a first function of a chip, and the unified storage file being configured for unified storage of input data and output data of analog modules in the simulator;
- writing a second piece of data into the unified storage file, the second piece of data being generated based on processing on the first piece of data by the first analog module;
- reading the second piece of data for a second analog module in the simulator from the unified storage file, the second analog module being configured for simulating a second function of the chip, and the second analog module being configured to run after the first analog module;
- and
- writing a third piece of data into the unified storage file, the third piece of data being generated based on processing on the second piece of data by the second analog module.
Dependencies are inferred from the claim text.