System and method for granular reset management without reboot
AssigneeIntel Corporation
InventorsBharat S. Pillilli, Eswaramoorthi Nallusamy
Life of this patent
Estimating the term…
Abstract
A system for granular reset management without reboot is disclosed. The system may include a subsystem, a processor including a reset management circuit coupled to the subsystem. The reset management circuit may include circuitry to receive a command to reset the subsystem, determine whether the subsystem can be reset without performing a system wide reboot, and based on a determination that the subsystem can be reset without performing a system wide reboot, block the use of the subsystem, drain the subsystem, and reset the subsystem. Circuity and method are also disclosed.
Claims25
A processing device, comprising:
- a processor core;
- a plurality of subsystems, wherein each subsystem comprises circuitry to perform one or more corresponding functions for the processor core;
- and
- reset management circuitry to perform granular resets of the plurality of subsystems, wherein each granular reset is to independently reset a target subsystem of the plurality of subsystems without performing a system wide reboot, wherein the processor core and each non-reset subsystem of the plurality of subsystems are to remain operational during reset of the target subsystem.
At least one non-transitory machine-readable storage medium having instructions stored thereon, wherein the instructions, when performed by a processor, cause the processor to:
- receive a command to reset a target subsystem of a plurality of subsystems of the processor, wherein the plurality of subsystems each comprise circuitry to perform one or more corresponding functions for the processor;
- block use of the target subsystem;
- perform, using reset management circuitry of the processor, a granular reset of the target subsystem, wherein the granular reset is to independently reset the target subsystem without performing a system wide reboot, wherein the processor and each non-reset subsystem of the plurality of subsystems are to remain operational during reset of the target subsystem;
- and
- upon completion of the granular reset of the target subsystem, unblock use of the target subsystem.
A method performed by a processor, comprising:
- receiving a command to reset a target subsystem of a plurality of subsystems of the processor, wherein the plurality of subsystems each comprise circuitry to perform one or more corresponding functions for the processor;
- blocking use of the target subsystem;
- performing, using reset management circuitry of the processor, a granular reset of the target subsystem, wherein the granular reset is to independently reset the target subsystem without performing a system wide reboot, wherein the processor and each non-reset subsystem of the plurality of subsystems are to remain operational during reset of the target subsystem;
- and
- upon completion of the granular reset of the target subsystem, unblocking use of the target subsystem.
A system, comprising:
- a memory;
- a processor interconnect;
- a plurality of processors, wherein each processor comprises:
- one or more processor cores;
- and
- a plurality of subsystems, wherein the plurality of subsystems comprises a memory controller to access the memory and a processor interconnect controller to communicate over the processor interconnect;
- and
- reset management circuitry to perform granular resets of the plurality of subsystems, wherein each granular reset is to independently reset a target subsystem of the plurality of subsystems without performing a system wide reboot, wherein the one or more processor cores and each non-reset subsystem of the plurality of subsystems are to remain operational during reset of the target subsystem.
Dependencies are inferred from the claim text.