Frequency Synthesis with Accelerated Locking
AssigneeQUALCOMM Incorporated
InventorsKevin Jia-Nong Wang, Shyam Sivakumar
Life of this patent
Estimating the term…
Loading patent…
AssigneeQUALCOMM Incorporated
InventorsKevin Jia-Nong Wang, Shyam Sivakumar
Estimating the term…
An apparatus is disclosed that implements frequency synthesis with accelerated locking. In an example aspect, the apparatus includes an oscillating signal source, a modulus compensator, and a frequency generator. The oscillating signal source is configured to provide a reference signal having a reference frequency. The modulus compensator is coupled to the oscillating signal source and is configured to receive the reference signal. The modulus compensator is configured to produce a compensated modulus value based on the reference frequency, a fixed oscillator frequency of a fixed-frequency oscillator signal, and a modulus value. The frequency generator is coupled to the oscillating signal source and the modulus compensator and is configured to receive the compensated modulus value. The frequency generator is configured to generate an output signal having an output frequency that is based on the reference frequency and the compensated modulus value.
An apparatus comprising:
A system comprising:
A method for frequency synthesis to enable accelerated locking, the method comprising:
An apparatus comprising:
Dependencies are inferred from the claim text.