Fpga acceleration for serverless computing
AssigneeCisco Technology, Inc.
InventorsKomei Shimamura, Xinyuan Huang, Amit Kumar Saha, Debojyoti Dutta
Life of this patent
Estimating the term…
Loading patent…
AssigneeCisco Technology, Inc.
InventorsKomei Shimamura, Xinyuan Huang, Amit Kumar Saha, Debojyoti Dutta
Estimating the term…
In one embodiment, a method for FPGA accelerated serverless computing comprises receiving, from a user, a definition of a serverless computing task comprising one or more functions to be executed. A task scheduler performs an initial placement of the serverless computing task to a first host determined to be a first optimal host for executing the serverless computing task. The task scheduler determines a supplemental placement of a first function to a second host determined to be a second optimal host for accelerating execution of the first function, wherein the first function is not able to accelerated by one or more FPGAs in the first host. The serverless computing task is executed on the first host and the second host according to the initial placement and the supplemental placement.
A method for field programmable gate array (FPGA) accelerated serverless computing, the method comprising:
A system comprising:
One or more computer-readable non-transitory media comprising instructions, that when executed on one or more processors configure the one or more processors to perform operations comprising:
Dependencies are inferred from the claim text.