Instruction set for minimizing control variance overhead in dataflow architectures
AssigneeQUALCOMM Incorporated
InventorsRakesh KOMURAVELLI, Amin ANSARI, Ramesh Chandra CHAUHAN, Karamvir CHATHA
Life of this patent
Estimating the term…
Loading patent…
AssigneeQUALCOMM Incorporated
InventorsRakesh KOMURAVELLI, Amin ANSARI, Ramesh Chandra CHAUHAN, Karamvir CHATHA
Estimating the term…
Systems and methods for of minimizing control variance overhead in a dataflow processor include receiving a generating instruction specifying at least an acknowledge predicate based on a first number, a second number, and a first value, wherein a true branch comprises the first number of consumer instructions of the generating instruction based on the first value, used as a first predicate, being true; and a false branch comprises a second number of consumer instructions of the generating instruction based on the first value, used as the first predicate, being false. The acknowledge predicate is evaluated to be a selected number, which is the first number if the first value is true, or the second number if the first value is false. The generating instruction is fired upon the selected number of acknowledge arcs being received from the true branch or the false branch.
A method of instruction processing, the method comprising:
An apparatus comprising:
A non-transitory computer-readable storage medium comprising code, wherein the code comprises:
An apparatus comprising:
Dependencies are inferred from the claim text.