Parity interleaving apparatus for encoding fixed-length signaling information, and parity interleaving method using same
AssigneeElectronics and Telecommunications Research Institute
InventorsSung-Ik PARK, Sun-Hyoung KWON, Jae-Young LEE, Heung-Mook KIM
Life of this patent
Estimating the term…
Abstract
A parity interleaving apparatus and method for fixed length signaling information are disclosed. A parity interleaving apparatus according to an embodiment of the present invention includes a processor configured to generate a parity bit string for parity puncturing by segmenting parity bits of an LDPC codeword whose length is 16200 and whose code rate is 3/15, into a plurality of groups, and group-wise interleaving the groups using an order of group-wise interleaving; and memory configured to provide the parity bit string for parity puncturing to a parity puncturing unit.
Claims8
A parity interleaving method, comprising:
- segmenting parity bits of an LDPC codeword whose length is 16200 and whose code rate is 3/15, into a plurality of groups;
- and
- generating a parity bit string for parity puncturing by group-wise interleaving the groups using an order of group-wise interleaving.
Dependencies are inferred from the claim text.