Clock Generating Circuitry
AssigneeArm Limited
InventorsKumaraswamy Ramanathan, Peixuan Tan, Andy Wangkun Chen
Life of this patent
Estimating the term…
Abstract
Various implementations described herein refer to an integrated circuit having a first pulse generator and a second pulse generator. The first pulse generator generates a first clock pulse for a two pulse sequence based on one or more input signals. The second pulse generator is coupled to the first pulse generator and generates a second clock pulse for the two pulse sequence based on the one or more input signals. The second pulse generator has a single stack clock driver that provides an output clock signal having the two pulse sequence.
Claims20
An integrated circuit, comprising:
- a first pulse generator that generates a first clock pulse for a two pulse sequence based on one or more input signals;
- and
- a second pulse generator that is coupled to the first pulse generator and that generates a second clock pulse for the two pulse sequence based on the one or more input signals, wherein the second pulse generator has a single stack clock driver that provides an output clock signal having the two pulse sequence.
An integrated circuit, comprising:
- a pulse generating circuit that generates a pulse for a global timing sequence based on at least one input clock signal,
- wherein the pulse generating circuit has a single stack clock driving circuit that provides a negative global timing pulse (NGTP) signal with the pulse as at least one clock pulse per cycle for the global timing sequence.
A method for manufacturing an integrated circuit, comprising:
- fabricating a first pulse generator that generates a first clock pulse for a two pulse sequence based on one or more input signals;
- and
- fabricating a second pulse generator that is coupled to the first pulse generator and that generates a second clock pulse for the two pulse sequence based on the one or more input signals, wherein the second pulse generator has a single stack clock driver that provides an output clock signal having the two pulse sequence.
Dependencies are inferred from the claim text.