Self-aligned gate edge architecture with alternate channel material
AssigneeIntel IP Corporation
InventorsBiswajeet Guha, Anupama Bowonder, William Hsu, Szuya S. Liao, Mehmet Onur Baykan, Tahir Ghani
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel IP Corporation
InventorsBiswajeet Guha, Anupama Bowonder, William Hsu, Szuya S. Liao, Mehmet Onur Baykan, Tahir Ghani
Estimating the term…
Techniques are disclosed for forming integrated circuits configured with self-aligned isolation walls and alternate channel materials. The alternate channel materials in such integrated circuits provide improved carrier mobility through the channel. In an embodiment, an isolation wall is between sets of fins, at least some of the fins including an alternate channel material. In such cases, the isolation wall laterally separates the sets of fins, and the alternate channel material provides improved carrier mobility. For instance, in the case of an NMOS device the alternate channel material is a material optimized for electron flow, and in the case of a PMOS device the alternate channel material is a material optimized for hole flow.
An integrated circuit structure, comprising:
A method for forming an integrated circuit structure, the method comprising:
A method for forming an integrated circuit structure, the method comprising:
Dependencies are inferred from the claim text.