Buffer Design for Package Integration
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsJie Chen, Hsien-Wei Chen, Ming-Fa Chen, Chen-Hua Yu
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsJie Chen, Hsien-Wei Chen, Ming-Fa Chen, Chen-Hua Yu
Estimating the term…
A method of forming a package includes bonding a device die to an interposer wafer, with the interposer wafer including metal lines and vias, forming a dielectric region to encircle the device die, and forming a through-via to penetrate through the dielectric region. The through-via is electrically connected to the first device die through the metal lines and the vias in the interposer wafer. The method further includes forming a polymer layer over the dielectric region, and forming an electrical connector. The electrical connector is electrically coupled to the through-via through a conductive feature in the polymer layer. The interposer wafer is sawed to separate the package from other packages.
A method comprising:
A method comprising:
-20. (canceled)
A method comprising:
Dependencies are inferred from the claim text.