Semiconductor package and manufacturing method thereof
AssigneePowertech Technology Inc.
InventorsChia-Wei Chiang, Li-Chih Fang, Wen-Jeng Fan
Life of this patent
Estimating the term…
Loading patent…
AssigneePowertech Technology Inc.
InventorsChia-Wei Chiang, Li-Chih Fang, Wen-Jeng Fan
Estimating the term…
A semiconductor package includes a semiconductor die, a first redistribution structure, a conductive structure, and an insulating encapsulant. The first redistribution structure includes a dielectric protrusion. The first redistribution structure includes a die attach region and a peripheral region surrounding the die attach region. The semiconductor die is disposed on the first redistribution structure within the die attach region. The dielectric protrusion is disposed in the peripheral region and extends in a thickness direction of the semiconductor die. The conductive structure is disposed on the first redistribution structure within the in the peripheral region and encapsulates the semiconductor dielectric protrusion. The conductive structure is electrically coupled to the first redistribution structure and the semiconductor die. The insulator is disposed on the first redistribution structure and encapsulates the semiconductor die and the conductive structure.
A semiconductor package, comprising:
A manufacturing method of a semiconductor package, comprising:
Dependencies are inferred from the claim text.