Multi-layer solution based deposition of dielectrics for advanced substrate architectures
AssigneeIntel Corporation
InventorsAndrew BROWN, Ji Yong PARK, Siddharth ALUR, Cheng XU, Amruthavalli ALUR
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsAndrew BROWN, Ji Yong PARK, Siddharth ALUR, Cheng XU, Amruthavalli ALUR
Estimating the term…
Embodiments include an electronic package and methods of forming an electronic package. In an embodiment, the electronic package comprises a substrate, and a plurality of conductive features formed over the substrate. In an embodiment, a bilayer build-up layer is formed over the plurality of conductive features. In an embodiment, the bilayer build-up layer comprises a first dielectric layer and a second dielectric layer. In an embodiment, a surface of the first dielectric layer comprises depressions. In an embodiment, the second dielectric layer is disposed in the depressions of the surface of the first dielectric layer.
An electronic package, comprising:
A method of forming an electronic package, comprising:
An electronics package, comprising:
An electronics package, comprising:
Dependencies are inferred from the claim text.