Fully self-aligned via with selective bilayer dielectric regrowth
AssigneeTokyo Electron Limited
InventorsKandabara TAPILY, Jeffrey SMITH
Life of this patent
Estimating the term…
Loading patent…
AssigneeTokyo Electron Limited
InventorsKandabara TAPILY, Jeffrey SMITH
Estimating the term…
In a method for processing a substrate, a conductive cap layer is selectively formed over a plurality of conductive structures that are positioned in a first dielectric layer. A second dielectric layer is selectively formed over the first dielectric layer. A third dielectric layer is selectively formed over the second dielectric layer. A fourth dielectric layer is then formed over the plurality of conductive structures and the third dielectric layer, and an interconnect structure is subsequently formed within the fourth dielectric layer. The interconnect structure includes a via structure that has a first portion positioned over the conductive cap layer so that sidewalls of the first portion are surrounded by the third dielectric layer, and a second portion disposed over the first portion and the third dielectric layer.
A method for processing a substrate, the method comprising:
A semiconductor device, comprising:
A semiconductor device, comprising:
Dependencies are inferred from the claim text.