Secure logical-to-physical caching
AssigneeMicron Technology, Inc.
InventorsZoltan Szubbocsev, Alberto Troia, Federico Tiziani, Antonino Mondello
Life of this patent
Estimating the term…
Abstract
Various examples are directed to a host device comprising a memory system, a host device memory, and a processor. The processor is programmed to receive from the memory system a first logical-to-physical (L2P) pointer message that comprises a first L2P pointer and a first digital signature. The processor executes a cryptographic operation based at least in part on the first L2P pointer and a cryptographic key and verifies the first digital signature based at least in part on the cryptographic operation. The processor caches the first L2P pointer at the host device memory.
Claims20
A system, comprising:
- a memory system;
- a host device memory;
- and
- a host device processor, wherein the host device processor is programmed to perform operations comprising:
- receiving from the memory system a first logical-to-physical (L2P) pointer message, the first L2P pointer message comprising:
- a first L2P pointer indicating a first logical address and a first physical address at the memory system that corresponds to the first logical address;
- and
- a first digital signature;
- executing a first cryptographic operation based at least in part on the first L2P pointer and a cryptographic key;
- verifying the first digital signature based at least in part on the first cryptographic operation;
- and
- caching, by the processor, the first L2P pointer at the host device memory.
A method of managing a memory system, comprising:
- receiving, by a processor, a first logical-to-physical (L2P) pointer message originated at a memory system, the first L2P pointer message comprising:
- a first L2P pointer indicating a first logical address and a first physical address at the memory system that corresponds to the first logical address;
- and a first digital signature;
- executing, by the processor, a first cryptographic operation based at least in part on the first L2P pointer and a cryptographic key;
- verifying, by the processor, the first digital signature based at least in part on the first cryptographic operation;
- and
- caching, by the processor, the first L2P pointer at a host device memory associated with the processor.
A tangible computer-readable medium comprising instructions thereon that, when executed by a processor, cause the processor to perform operations comprising:
- receiving a first logical-to-physical (L2P) pointer message, the first L2P pointer message comprising:
- a first L2P pointer indicating a first logical address and a first physical address at a memory system that corresponds to the first logical address;
- and a first digital signature;
- executing a first cryptographic operation based at least in part on the first L2P pointer and a cryptographic key;
- verifying the first digital signature based at least in part on the first cryptographic operation;
- and
- caching the first L2P pointer at a host device memory associated with the processor.
Dependencies are inferred from the claim text.