# US 2019/0377635 A1 · Decoder for memory system and method thereof

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 2019/0377635 A1
- Document ID: US20190377635A1
- Status: Published application
- Kind: A1
- Application number: 16/432,305
- Filed: 2019-06-05
- Published: 2019-12-12
- Earliest claimed: 2018-06-06
- Assignees: SK hynix memory solutions America Inc.
- Applicants: SK hynix memory solutions America Inc.
- Inventors: Chenrong XIONG; Aman BHATIA; Fan ZHANG; Naveen KUMAR; Xuanxuan LU; Yu CAI
- Web page: https://patentgrep.com/patent/US20190377635A1

## CPC

- G06F 11/1068: {in sector programmable memories, e.g. flash disk (G06F11/1072 takes precedence)}
- G06F 11/1072: {in multilevel memories}
- G11C 29/44: Indication or identification of errors, e.g. for repair
- G11C 29/52: Protection of memory contents; Detection of errors in memory contents
- H03M 13/1105: {Decoding}
- H03M 13/3723: {using means or methods for the initialisation of the decoder}
- H03M 13/3746: {with iterative decoding}
- G06F: ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models G06N)
- G11C: STATIC STORES (semiconductor memory devices H10B)
- H03M: CODING; DECODING; CODE CONVERSION IN GENERAL (using fluidic means F15C4/00; optical analogue/digital converters G02F7/00; coding, decoding or code conversion, specially adapted for particular applications, see the relevant subclasses, e.g. G01D, G01R, G06F, G06T, G09G, G10L, G11B, G11C, H04B, H04L, H04M, H04N; ciphering or deciphering for cryptography or other purposes involving the need for secrecy G09C)

## Abstract

Decoder is provided for memory systems. The decoder receives data from a memory device including a plurality of pages, each storing data, and decoding the data based on a type of a page in which the data is stored, among the plurality of pages and life cycle information indicating a current state of the memory device in its life cycle.

## Claims

### Claim 1

A system comprising:
a memory device including a plurality of pages, each storing data; and
a controller including a decoder suitable for receiving data from the memory device, and decoding the data based on a type of a page in which the data is stored, among the plurality of pages and life cycle information indicating a current state of the memory device in its life cycle.

### Claim 2 (depends on 1)

The system of claim 1, wherein the decoder includes:
a selector suitable for selecting one of a plurality of parameter groups based on the type of the page and the life cycle information; and
a decoding engine suitable for decoding the data using the selected parameter group to generate decoded data.

### Claim 3 (depends on 2)

The system of claim 2, further comprising:
a storage suitable for storing the plurality of parameter groups.

### Claim 4 (depends on 2)

The system of claim 2, wherein the decoding engine decodes the data based on a low density parity check (LDPC) scheme.

### Claim 5 (depends on 2)

The system of claim 2, wherein the type of the page includes one of a most significant bit (MSB) page, a center significant bit (CSB) page and a least significant bit (LSB) page.

### Claim 6 (depends on 2)

The system of claim 2, wherein the life cycle information includes error information.

### Claim 7 (depends on 2)

The system of claim 2, wherein the life cycle information includes one of failed-bit distributions and raw bit error rates for the type of the page.

### Claim 8 (depends on 2)

The system of claim 2, wherein the life cycle information is obtained previous decoding results.

### Claim 9 (depends on 2)

The system of claim 2, wherein each of the plurality of parameter groups includes a number of iterations of decoding to be performed.

### Claim 10 (depends on 1)

The system of claim 1, wherein the current state of the memory device includes one of beginning life, middle life and end life

### Claim 11

A method for operating a system including a memory device, which includes a plurality of pages, each storing data, the method comprising:
receiving data from the memory device; and
decoding the data based on a type of a page in which the data is stored, among the plurality of pages and life cycle information indicating a current state of the memory device in its life cycle.

### Claim 12 (depends on 11)

The method of claim 11, wherein the decoding of the data includes:
selecting one of a plurality of parameter groups based on the type of the page and the life cycle information; and
decoding the data using the selected parameter group to generate decoded data.

### Claim 13 (depends on 12)

The method of claim 12, wherein the decoding of the data includes decoding the data based on a low density parity check (LDPC) scheme.

### Claim 14 (depends on 12)

The method of claim 12, wherein the type of the page includes one of a most significant bit (MSB) page, a center significant bit (CSB) page and a least significant bit (LSB) page.

### Claim 15 (depends on 12)

The method of claim 12, wherein the life cycle information includes error information.

### Claim 16 (depends on 12)

The method of claim 12, wherein the life cycle information includes one of failed-bit distributions and raw bit error rates for the type of the page.

### Claim 17 (depends on 12)

The method of claim 12, wherein the life cycle information is obtained previous decoding results.

### Claim 18 (depends on 12)

The method of claim 12, wherein each of the plurality of parameter groups includes a number of iterations of decoding to be performed.

### Claim 19 (depends on 11)

The method of claim 11, wherein the current state of the memory device includes one of beginning life, middle life and end life