Methods of Thinning and Structuring Semiconductor Wafers by Electrical Discharge Machining
AssigneeInfineon Technologies AG
InventorsNirdesh Ojha, Francisco Javier Santos Rodriguez
Life of this patent
Estimating the term…
Loading patent…
AssigneeInfineon Technologies AG
InventorsNirdesh Ojha, Francisco Javier Santos Rodriguez
Estimating the term…
A method of structuring and/or thinning a semiconductor wafer having a plurality of functional chip sites includes forming one or more semiconductor devices in a device region of each functional chip site at a frontside of the semiconductor wafer, and forming an electrode at one of the frontside or a backside of the semiconductor wafer. The side of the semiconductor wafer at which the electrode is formed is structured by applying voltage pulses between the electrode and a tool electrode positioned above the semiconductor wafer as part of an electrical discharge machining (EDM) process before the electrode is removed by the EDM process, and between the tool electrode and an intrinsic conductive layer formed on the side of the semiconductor wafer being structured after the electrode is removed by the EDM process.
A method of thinning a semiconductor wafer having a plurality of functional chip sites, the method comprising:
A method of structuring a semiconductor wafer having a plurality of functional chip sites, the method comprising:
A method, comprising:
Dependencies are inferred from the claim text.