Program scheme in 3d nand flash memory
AssigneeMacronix International Co., Ltd.
InventorLee-Yin Lin
Life of this patent
Estimating the term…
Loading patent…
AssigneeMacronix International Co., Ltd.
InventorLee-Yin Lin
Estimating the term…
A memory device comprises a plurality of stacks of word lines, the word lines in the stacks having first vertical sides and second vertical sides opposite the first vertical sides, and a first plurality of strings and a second plurality of strings disposed respectively on the first vertical sides and the second vertical sides of the word lines in a particular stack in the plurality of stacks. The second plurality of strings is offset from the first plurality of strings in a direction along which the word lines in the particular stack extend. A first program operation includes applying a shielding voltage to a first string in the first plurality of strings and a fourth string in the second plurality of strings, and applying a program voltage to a second string in the second plurality of strings and a third string in the first plurality of strings.
A memory device including an array of NAND strings of memory cells, comprising:
A method for operating a memory device including an array of NAND strings of memory cells, the memory device comprising a plurality of stacks of word lines separated by insulating material, the word lines in the stacks having first vertical sides and second vertical sides opposite the first vertical sides;
A memory device including an array of NAND strings of memory cells, comprising:
Dependencies are inferred from the claim text.