US 2019/0294738 A1Published application

System and method for generating a functional simulations progress report

AssigneeHCL Technologies Limited

InventorsManickam MUTHIAH, Sathish Kumar KRISHNAMOORTHY

Life of this patent

Estimating the term…

Loading patent…

Abstract

The present disclosure relates to system(s) and method(s) for generating a functional simulation's progress report simultaneously when the simulation is in progress. The system comprises a testbench and a DUV/SUV connected to the testbench. The testbench generates a set of input data/packets in order to simulate and verify the DUV/SUV. The system is configured to identify one or more components, from a set of components in the testbench. Furthermore, the system receives one or more current progress messages from the one or more components and identifies one or more component Lock-Up conditions based on the processing of the one or more current progress messages and one or more previous progress messages. Further, the system executes one or more actions to resolve the one or more component Lock-Up conditions. Furthermore, the system generates a simulation progress report, simultaneously at runtime, during the simulation.

Claims15

Dependent claims

A system for generating a functional simulation's progress report simultaneously when the simulation is in progress, the system comprising:

a Design Under Verification or System Under Verification DUV/SUV, wherein the DUV/SUV is configured to process a set of input data/packets;
a testbench configured to communicate with the DUV/SUV, wherein the testbench comprises:
a “stimulus generation unit” configured to generate the set of input data/packets to verify the DUV/SUV, wherein the stimulus generation unit is further configured to simulate the DUV/SUV based on a target test case from a set of test cases;
a “simulation progress reporter unit” configured to identify components, process the progress messages from the components to generate a simulation progress log file, wherein the simulation progress reporter unit comprises:
a “component identification unit” configured to identify one or more components, from a set of components in the testbench, wherein the one or more components correspond to the various components of a verification environment associated with the testbench;
a “message processing unit” configured to periodically receive one or more current progress messages from the one or more components, wherein the one or more current progress messages indicate current progress of the one or more components at runtime during the simulation associated with the target test case;
a “condition identification unit” configured to identify one or more component Lock-Up conditions associated with the current progress of the one or more components based on comparison of the one or more current progress messages and one or more previous progress messages from a set of previous progress messages received from the one or more components, wherein the set of previous progress messages are stored in a repository;
a “action processing unit” configured to execute one or more actions to resolve the one or more component Lock-Up conditions, wherein the one or more actions are stored at the repository;
and
a “log generation unit” configured to periodically generate a simulation progress report associated with the simulation of the target test case, simultaneously at runtime during the simulation, wherein the simulation progress report is generated based on the one or more current progress messages or the one or more component Lock-Up conditions and the one or more actions.

7 more elements

A method for generating a functional simulation's progress report simultaneously when the simulation is in progress, the method comprising steps of:

generating, by a “stimulus generation unit”, a set of input data/packets to verify a DUV/SUV, wherein the DUV/SUV is simulated based on a target test case from a set of test cases;
identifying, by a “component identification unit”, one or more components, from a set of components in a testbench, wherein the one or more components correspond to the various components of a verification environment associated with the testbench;
receiving, by a “message processing unit”, one or more current progress messages, periodically, from the one or more components, wherein the one or more current progress messages indicate the current progress of the one or more components at runtime during the simulation associated with the target test case;
identifying, by a “condition identification unit”, one or more component Lock-Up conditions associated with the current progress of the one or more components based on comparison of the one or more current progress messages and one or more previous progress messages from a set of previous progress messages received from the one or more components, wherein the set of previous progress messages are stored in a repository;
executing, by a “action processing unit”, one or more actions to resolve the one or more component Lock-Up conditions, wherein the one or more actions are stored at the repository;
and
generating, by a “log generation unit”, a simulation progress report, periodically, associated with the simulation of the target test case simultaneously at runtime during the simulation, wherein the simulation progress report is generated based on the one or more current progress messages, the one or more component Lock-Up conditions and the one or more actions.

4 more elements

Dependencies are inferred from the claim text.

Facts

Application: 16/128,525Filed 12 Sep 2018
Priority: IN 20181101086523 Mar 2018
Published: 26 Sep 2019
Term ends: Not estimatedThe source records don’t support an estimate.

Classification6 codes

G06F 30/3308
Design verification, e.g. functional simulation or model checking: using simulation
G06F 30/30
Computer-aided design [CAD]: circuit design
G06F 30/33
Circuit design at the digital level: design verification, e.g. functional simulation or model checking
G06F 30/3323
Design verification, e.g. functional simulation or model checking: using formal methods, e.g. equivalence checking or property checking