Systems, methods, and apparatuses for defending against cross-privilege linear probes
AssigneeIntel Corporation
InventorsVEDVYAS SHANBHOGUE, JOSEPH NUZMAN, BAIJU PATEL
Life of this patent
Estimating the term…
Abstract
Systems, methods, and apparatuses for defending against cross-privilege linear access are described. For example, an implementation of an apparatus comprising privilege level storage to store a current privilege level and address check circuitry coupled to the privilege level storage, wherein the address check circuitry is to determine whether a linear address associated with an instruction is allowed to access a partition of a linear address space of the apparatus based upon a comparison of the current privilege level and a most significant bit of the linear address is described.
Claims20
An apparatus comprising:
- privilege level storage to store a current privilege level;
- address check circuitry coupled to the privilege level storage, wherein the address check circuitry is to determine whether a linear address associated with an instruction is allowed to access a partition of a linear address space of the apparatus based upon a comparison of the current privilege level and a most significant bit of the linear address;
- and
- address generation circuitry to generate a physical address from the linear address when the linear address is allowed.
An apparatus comprising:
- privilege level storage to store a current privilege level;
- and
- probe check circuitry coupled to the privilege level storage, wherein the address check circuitry is to determine whether a linear address associated with a probe is allowed to access a partition of a linear address space of the apparatus based upon a comparison of the current privilege level and a most significant bit of the linear address.
Dependencies are inferred from the claim text.