Controlling cached/non-cached memory access decisions based on memory access queue fill levels
AssigneeWestern Digital Technologies, Inc.
InventorLee Merrill Gavens
Life of this patent
Estimating the term…
Loading patent…
AssigneeWestern Digital Technologies, Inc.
InventorLee Merrill Gavens
Estimating the term…
The present disclosure, in various embodiments, describes technologies and techniques for use by a data storage controller or similar device for efficiently and intelligently determining whether to use cached or non-cached memory access commands when accessing a non-volatile memory (NVM) device, such as a particular die of a multi-die NAND flash memory. In some examples, the data storage controller assesses the fill status of a particular memory access die queue (e.g., whether the queue is mostly full or mostly empty) and then determines whether to submit memory access commands to a NAND die as cached operations or non-cached operations based on the assessed fill status. In illustrative examples, the determination is made by a die manager based on the number of entries in the queue, with cached commands used if the entries exceed a predetermined threshold, and non-cached commands used otherwise. Method, system and apparatus examples are provided herein.
A method for use by a data storage controller, comprising:
A data storage controller for use with a memory device, comprising:
A data storage device, comprising:
An apparatus for use by a data storage controller, comprising:
Dependencies are inferred from the claim text.