# US 2019/0244668 A1 · Semiconductor memory device, memory system including the semiconductor memory device, and operating method thereof

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 2019/0244668 A1
- Document ID: US20190244668A1
- Status: Published application
- Kind: A1
- Application number: 16/389,615
- Filed: 2019-04-19
- Published: 2019-08-08
- Earliest claimed: 2017-07-10
- Assignees: SK hynix Inc.
- Applicants: SK hynix Inc.
- Inventors: Hee Youl LEE
- Web page: https://patentgrep.com/patent/US20190244668A1

## CPC

- G11C 16/10: Programming or data input circuits
- G11C 11/5628: {Programming or writing circuits; Data input circuits}
- G11C 16/08: Address circuits; Decoders; Word-line control circuits
- G11C 16/24: Bit-line control circuits
- G11C 16/26: Sensing or reading circuits; Data output circuits
- G11C 16/3459: {Circuits or methods to verify correct programming of nonvolatile memory cells}
- G11C 16/0483: {comprising cells having several storage transistors connected in series}
- G11C: STATIC STORES (semiconductor memory devices H10B)

## Abstract

Disclosed are a semiconductor memory device, a memory system including the semiconductor memory device, and a method of operating the same. The memory system includes a controller receiving a host command and program data from a host, queueing a command in response to the host command, and generating grouping information by grouping a plurality of program states into two or more program groups, and a semiconductor memory device receiving a queued command, the program data, and the grouping information from the controller, performing a program operation, and sequentially programming the two or more program groups on the basis of the grouping information.

## Claims

### Claim 1

A memory system comprising:
a controller receiving a host command and program data from a host, queueing a command in response to the host command, and generating grouping information by grouping a plurality of program states into two or more program groups; and
a semiconductor memory device receiving a queued command, the program data, and the grouping information from the controller, performing a program operation, and sequentially programming the two or more program groups on the basis of the grouping information.

### Claim 2 (depends on 1)

The memory system of claim 1, wherein the semiconductor memory device includes a memory cell array including a plurality of memory cells which are programmed to the plurality of program states;
a peripheral circuit configured to perform a program operation on the memory cell array;
a control logic configured to control the peripheral circuit to divide the plurality of program states into the two or more program groups and sequentially program the two or more program groups during the program operation,
wherein the control logic controls the peripheral circuit to simultaneously program the memory cells which are to be programmed to program states included in the same program group among the plurality of memory cells, and
wherein the control logic controls the peripheral circuit to first perform a program operation on a first program group having a lower threshold voltage distribution than a second program group among the two or more program groups, and second perform a program operation on the second program group having a higher threshold voltage distribution than the first program group.

### Claim 3 (depends on 2)

The memory system of claim 2, wherein the peripheral circuit includes a read and write circuit connected with bit lines of the memory cell array, and
the read and write circuit applies a plurality of program allowable voltages to first bit lines corresponding to a selected program group among the two or more program groups.

### Claim 4 (depends on 3)

The memory system of claim 3, wherein the read and write circuit applies the plurality of program allowable voltages which correspond to the program states included in the selected program group, respectively, to the first bit lines.

### Claim 5 (depends on 3)

The memory system of claim 3, wherein the read and write circuit applies a program inhibition voltage to second bit lines corresponding to a remaining unselected program group, not including the selected program group.

### Claim 6 (depends on 5)

The memory system of claim 5, wherein the plurality of program allowable voltages has a lower potential level than a potential level of the program inhibition voltage.

### Claim 7 (depends on 2)

The memory system of claim 2, wherein each of the two or more program groups includes adjacent program states among the plurality of program states.

### Claim 8

A method of operating a memory system, the method comprising:
receiving, by a controller, a host command and program data corresponding to a program operation from a host;
generating and queuing a command to control a semiconductor memory device in response to the host command and grouping a plurality of program states corresponding to the program data into two or more program groups to generate grouping information;
transferring the command, the program data and the grouping information to the semiconductor memory device; and
programming the program data in response to the command and sequentially performing program operations corresponding to the two or more program groups, respectively, on the basis of the grouping information.

### Claim 9 (depends on 8)

The method of claim 8, wherein the grouping of the plurality of program states into the two or more program groups includes grouping program states having adjacent threshold voltage distributions, among the plurality of program states, into one program group.