Dual port memory cell with improved access resistance
AssigneeSTMicroelectronics International N.V.
InventorsTushar SHARMA, Tanmoy ROY, Shishir KUMAR
Life of this patent
Estimating the term…
Abstract
The present disclosure is directed to a circuit layout of a dual port static random-access-memory (SRAM) cell. The memory cell includes active regions in a substrate, with polysilicon gate electrodes on the active regions to define transistors of the memory cell. The eight transistor (8T) memory cell layout includes a reduced aspect ratio and non-polysilicon bit line discharge path routing by positioning an active region for the first port opposite an active region for the second port and consolidating power line nodes at a central portion of the memory cell.
Claims20
A device, comprising:
- a dual port bit memory cell having a semiconductor substrate, the semiconductor substrate having a first active area, the first active area including:
- a first bit line node;
- a first memory cell node;
- a first power line node;
- a second memory cell node;
- and
- a first inverted bit line node.
A system, comprising:
- a multilayer stack including a semiconductor substrate;
- and
- a plurality of memory cells in the multilayer stack, each memory cell of the plurality of memory cells including:
- a first active area in the semiconductor substrate, the first active area including a first transistor and a second transistor;
- a first word line electrically coupled to a gate of the first transistor and electrically coupled to a gate of the second transistor;
- a first bit line electrically coupled to a first terminal of the first transistor;
- and
- a first inverted bit line electrically coupled to a first terminal of the second transistor.
A method, comprising:
- forming a dual port bit memory cell, the forming including:
- forming a first active region in a semiconductor layer, the first active region having a first width in a first direction and a first length in a second direction orthogonal to the first direction, the first length more than three times the first width, the forming the first active region including:
- forming a first bit line node;
- forming a first memory cell node;
- forming a first power line node in the first active region, the first power line node having a width equal to the first width;
- forming a second memory cell node;
- and
- forming a first inverted bit line node;
- and
- forming a plurality of gates on the semiconductor layer, the forming the plurality of gates including:
- forming a first gate that selectively couples the first bit line node to the first memory cell node;
- forming a second gate that selectively couples the first memory cell node to the first power line node;
- forming a third gate that selectively couples the first power line node to the second memory cell node;
- and
- forming a fourth gate that selectively couples the second memory cell node to the first inverted bit line node.
Dependencies are inferred from the claim text.