Hybrid Integrated Circuit Architecture
AssigneeHRL Laboratories, LLC
InventorsFlorian G. HERRAULT, David BROWN, Hasan SHARIFI, Joel C. WONG, Dean C. REGAN, Yan TANG, Helen FUNG
Life of this patent
Estimating the term…
Loading patent…
AssigneeHRL Laboratories, LLC
InventorsFlorian G. HERRAULT, David BROWN, Hasan SHARIFI, Joel C. WONG, Dean C. REGAN, Yan TANG, Helen FUNG
Estimating the term…
An electronic assembly, comprising a carrier wafer having a top wafer surface and a bottom wafer surface; an electronic integrated circuit being formed in the carrier wafer and comprising a wafer contact pad on the top wafer surface; said carrier wafer comprising a through-wafer cavity joining the top and bottom wafer surfaces; a component chip having a component chip top surface, a component chip bottom surface and component chip side surfaces, the component chip being held in said through-wafer cavity by an attachment material attaching at least one wall of the through-wafer cavity to at least one of the component chip bottom surface and a component chip side surface; said component chip comprising at least one component contact pad on said component chip top substrate; a first conductor connecting said wafer contact pad and said component contact pad.
An electronic assembly, comprising:
A method of manufacturing an electronic assembly, comprising:
Dependencies are inferred from the claim text.