Programming to a correctable amount of errors
AssigneeWestern Digital Technologies, Inc.
InventorREFAEL BEN-RUBI
Life of this patent
Estimating the term…
Abstract
Apparatuses, systems, methods, and computer program products are disclosed for distributed program operation. One apparatus includes a non-volatile storage controller that identifies a threshold number of bit flips that can be corrected in an amount of read data and a memory die comprising a plurality of non-volatile memory cells. Here, the memory die receives the threshold number of bit flips from the non-volatile storage controller, programs data to a set of the non-volatile memory cells over a first number of program loop cycles, and programs the data to the set of non-volatile memory cells over an additional number of program loop cycles in response to the amount of bit flips in the set of memory cells exceeding the threshold number of bit flips.
Claims20
An apparatus comprising:
- a non-volatile storage controller that identifies a threshold number of bit flips that can be corrected in an amount of read data;
- and
- a memory die comprising a plurality of non-volatile memory cells, wherein the memory die:
- receives the threshold number of bit flips from the non-volatile storage controller;
- programs data to a set of the non-volatile memory cells over a first number of program loop cycles;
- and
- programs the data to the set of non-volatile memory cells over an additional number of program loop cycles in response to the amount of bit flips in the set of memory cells exceeding the threshold number of bit flips.
A method comprising:
- receiving, from a non-volatile storage controller, a threshold number of bit errors that are correctable by the controller;
- programming a set of non-volatile memory with a number of first program pulses;
- reading data stored to the page after the number of first program pulses;
- analyzing whether a read number of bit errors exceeds the threshold number of bit errors;
- and
- notifying the non-volatile storage controller that the set of non-volatile memory is successfully programmed based on the result of the analysis.
An apparatus comprising:
- means for receiving, from a storage controller, a correctable number of bit errors;
- means for receiving, from the storage controller, source data to be programmed to a set of memory cells;
- means for programming the set of memory cells;
- means for reading data stored to the set after a program loop cycle;
- means for analyzing whether an amount of bit errors in data read from the set is correctable based on the correctable number of bit errors;
- and
- means for signaling, to the storage controller, completion of a program command based on the analysis.
Dependencies are inferred from the claim text.