Semiconductor memory device and memory module including the same
AssigneeSamsung Electronics Co., Ltd.
InventorSEONG-IL O
Life of this patent
Estimating the term…
Abstract
A semiconductor memory device includes a memory core including a plurality of memory cells, an on-chip processor and a memory security controller. The on-chip processor performs on-chip data processing. The memory security controller decrypts encrypted data provided from the memory core or from a memory controller and to provide the decrypted data to the on-chip processor and encrypts result data from the on-chip processor to provide result-encrypted data to the memory core or the memory controller. Data processing efficiency may be enhanced without degradation of data security by decrypting the encrypted data in the semiconductor memory device to perform the on-chip data processing.
Claims20
A semiconductor memory device comprising:
- a memory core including a plurality of memory cells;
- an on-chip processor configured to perform on-chip data processing;
- and
- a memory security controller configured to decrypt encrypted data provided from the memory core or from a memory controller and to provide the decrypted data to the on-chip processor, and configured to encrypt result data from the on-chip processor to provide result-encrypted data to the memory core or the memory controller.
A semiconductor memory device comprising:
- a buffer semiconductor die;
- a plurality of memory semiconductor dies stacked with the buffer semiconductor die;
- through-silicon vias electrically connecting the buffer semiconductor die and the plurality of memory semiconductor dies;
- an on-chip processor on one of the memory semiconductor dies, configured to perform on-chip data processing with respect to input data in order to provide result data;
- and
- a security controller configured to decrypt encrypted data to provide decrypted data as the input data to the on-chip processor and encrypt the result data from the on-chip processor to provide re-encrypted data.
A method of performing secure operations for a semiconductor memory device having at least a first memory chip having a memory core including a plurality of memory cells, the method comprising:
- decrypting, at the first memory chip, encrypted data provided from the memory core or from a memory controller;
- performing an on-chip processing operation by an on-chip processor of the first memory chip, by receiving the decrypted data, and outputting a result data;
- encrypting, at the first memory chip, the result data from the on-chip processor to provide result-encrypted data to the memory core or the memory controller.
Dependencies are inferred from the claim text.