Technology For Managing Memory Tags
AssigneeIntel Corporation
InventorsKai Cong, Karanvir Grewal, Siddhartha Chhabra, Sergej Deutsch, David Michael Durham
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsKai Cong, Karanvir Grewal, Siddhartha Chhabra, Sergej Deutsch, David Michael Durham
Estimating the term…
A data processing system includes support for sub-page granular memory tags. The data processing system comprises at least one core, a memory controller responsive to the core, random access memory (RAM) responsive to the memory controller, and a memory protection module in the memory controller. The memory protection module enables the memory controller to use a memory tag value supplied as part of a memory address to protect data stored at a location that is based on a location value supplied as another part of the memory address. The data processing system also comprises an operating system (OS) which, when executed in the data processing system, manages swapping a page of data out of the RAM to non-volatile storage (NVS) by using a memory tag map (MTM) to apply memory tags to respective subpages within the page being swapped out. Other embodiments are described and claimed.
A data processing system with support for sub-page granular memory tags, the data processing system comprising:
At least one non-transitory machine-accessible medium comprising computer instructions for supporting sub-page granular memory tags, wherein the computer instructions, in response to being executed on a data processing system, enable the data processing system to:
A method for managing sub-page granular memory tags in a data processing system, the method comprising:
Dependencies are inferred from the claim text.