US 2019/0196931 A1Published application

System, Apparatus And Method For Dynamic Tracing In A System

AssigneeIntel Corporation

InventorsRolf Kuehnis, Peter Lachner

Life of this patent

Estimating the term…

Loading patent…

Abstract

In one embodiment, an apparatus includes: a first trace source to generate a plurality of first trace messages and a first local platform description identifier to identify the first trace source; a second trace source to generate a plurality of second trace messages and a second local platform description identifier to identify the second trace source; and a trace aggregator coupled to the first and the second trace sources, the trace aggregator to generate a global platform description identifier for the apparatus and output a trace stream including the global platform destination identifier, the first and second local platform description identifiers, the plurality of first trace messages and the plurality of second trace messages. Other embodiments are described and claimed.

Claims20

Dependent claims

An apparatus comprising:

a first trace source to generate a plurality of first trace messages and a first local platform description identifier to identify the first trace source, the first trace source comprising a first hardware agent;
a second trace source to generate a plurality of second trace messages and a second local platform description identifier to identify the second trace source, the second trace source comprising a second hardware agent;
and
a trace aggregator coupled to the first trace source and the second trace source, the trace aggregator to generate a global platform description identifier for the apparatus and send a trace stream to a destination, the trace stream including the global platform destination identifier, the first and second local platform description identifiers, the plurality of first trace messages and the plurality of second trace messages, wherein the global platform description identifier comprises a root identifier to enable a debug and test system to identify a decoder book of a plurality of decoder books to access, the decoder book having a plurality of decoder subsystems including a first decoder subsystem to be accessed using the first local platform description identifier and a second decoder subsystem to be accessed using the second local platform description identifier.

1 more element

A machine-readable medium having stored thereon instructions, which if performed by a machine cause the machine to perform a method comprising:

receiving, in a debugger system, a trace stream from a system under test;
extracting a global platform description identifier from the trace stream;
accessing a first decoder book of a plurality of decoder books of a decoder based on the global platform description identifier;
identifying a first local platform description identifier in the trace stream;
accessing a first decoder subsystem in the first decoder book based on the first local platform description identifier;
and
decoding one or more trace messages in the trace stream from a first trace source associated with the first local platform description identifier using the first decoder subsystem.

4 more elements

A system comprising:

a system on chip (SoC) including a first hardware circuit comprising a first trace source and a second hardware circuit comprising a second trace source, and a trace aggregator coupled to the first trace source and the second trace source, the trace aggregator to generate a global platform description identifier for the SoC and send a trace stream to a debug and test system, the trace stream including the global platform destination identifier, a first local platform description identifier associated with the first trace source, a second local platform description identifier associated with the second trace source, a plurality of first trace messages from the first trace source and a plurality of second trace messages from the second trace source;
and
the debug and test system coupled to the SoC via an interconnect, the debug and test system comprising a hierarchical decoder structure including a plurality of decoder books, each of the plurality of decoder books having a plurality of decoder subsystems including a first decoder subsystem to be accessed using the first local platform description identifier and a second decoder subsystem to be accessed using the second local platform description identifier.

Dependencies are inferred from the claim text.