Memory system and control method
AssigneeToshiba Memory Corporation
InventorsHiroyuki NEMOTO, Chihoko Shigeta, Kazuya Kitsunai
Life of this patent
Estimating the term…
Loading patent…
AssigneeToshiba Memory Corporation
InventorsHiroyuki NEMOTO, Chihoko Shigeta, Kazuya Kitsunai
Estimating the term…
According to one embodiment, in a memory system, a controller is configured to write a first data among write data to be written across the multiple chips of the first memory area into part of the first memory area and write, in response to a power supply disconnection being detected before writing a second data among the write data into the first memory area, a first information about a storage location where the second data has been stored and the second data into the second memory area. The controller is configured to read, in response to power return being detected, the first data from the part of the first memory area, and read the first information from the second memory area. The controller is configured to generate a second information about a reference location to access the second data based on the read first information.
A memory system comprising:
A control method for a memory system which includes a nonvolatile memory having a first memory area including multiple chips and a second memory area, the control method comprising:
Dependencies are inferred from the claim text.