Protected runtime mode
AssigneeIntel Corporation
InventorsMohan J. Kumar, Murugasamy K. Nachimuthu, Sarathy Jayakumar, Sergiu D. Ghetie, Neeraj Upasani, Ronald N. Story
Life of this patent
Estimating the term…
Abstract
There is disclosed in one example a processor, including: a protected runtime mode (PRM) module to receive a PRM interrupt and to: suspend operation of a software task executing on the processor; save processor state information; place the microprocessor into PRM; access a PRM handler in a designated PRM memory region, wherein the PRM handler comprises a platform specific task; restore the processor state; and resume operation of the software task.
Claims27
A processor, comprising:
- a protected runtime mode (PRM) module to receive a PRM interrupt and to:
- suspend operation of a software task executing on the processor;
- save processor state information;
- place the microprocessor into PRM;
- access a PRM handler in a designated PRM memory region, wherein the PRM handler comprises a platform specific task;
- restore the processor state;
- and
- resume operation of the software task.
A computing system, comprising:
- a basic input/output system (BIOS);
- a processor comprising a protected runtime mode (PRM) module to receive a PRM interrupt from the BIOS and to:
- suspend operation of a software task executing on the processor;
- save processor state information;
- place the microprocessor into PRM;
- access a PRM handler in a designated PRM memory region, wherein the PRM handler comprises a platform specific task;
- restore the processor state;
- and
- resume operation of the software task.
One or more tangible, non-transitory computer-readable mediums having stored thereon instructions to provide a protected runtime mode (PRM) module, the PRM module to:
- suspend operation of a software task executing on the processor;
- save processor state information;
- place the microprocessor into PRM;
- access a PRM handler in a designated PRM memory region, wherein the PRM handler comprises a platform specific task;
- restore the processor state;
- and
- resume operation of the software task.
Dependencies are inferred from the claim text.