# US 2019/0173383 A1 · Buck-boost converter power supply with drive circuit

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 2019/0173383 A1
- Document ID: US20190173383A1
- Status: Published application
- Kind: A1
- Application number: 16/257,067
- Filed: 2019-01-24
- Published: 2019-06-06
- Earliest claimed: 2016-01-08
- Assignees: Intersil Americas Inc.
- Applicants: Intersil Americas LLC
- Inventors: Baocheng GAO
- Web page: https://patentgrep.com/patent/US20190173383A1

## CPC

- H02M 3/155: using semiconductor devices only
- H02M 3/1582: {Buck-boost converters (H02M3/1584 takes precedence)}
- H02M 1/08: Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters
- H02M 1/0009: {Devices or circuits for detecting current in a converter}
- H02M 3/156: with automatic control of output voltage or current, e.g. switching regulators
- H02M: APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF (transformers H01F; dynamo-electric converters H02K47/00; controlling transformers, reactors or choke coils, control or regulation of electric motors, generators or dynamo-electric converters H02P)

## Abstract

In an embodiment, a power supply includes first and second supply input nodes, a supply output node, first and second switch circuits, a filter circuit, and a drive circuit. The first and second supply input nodes are respectively configured to receive first and second input voltages, and the supply output node is configured to provide an output voltage. The first switch circuit has a first conduction node coupled to the first supply input node, a second conduction node, and a control node configured to receive a first control signal, and the filter circuit has a first node coupled to the second conduction node and has a second node. The second switch circuit has a first conduction node coupled to the second node of the filter circuit, a second conduction node coupled to the second supply input node, and a control node. And the drive circuit has an input node coupled to one of the control node of the first switch circuit and the first node of the filter circuit, and has an output node coupled to the control node of the second switch circuit.

## Claims

### Claim 1

A power supply, comprising:
first and second supply input nodes respectively configured to receive first and second input voltages;
a supply output node configured to provide an output voltage;
a first switch circuit having a first conduction node coupled to the first supply input node, a second conduction node, and a control node configured to receive a first control signal;
a filter circuit having a first node coupled to the second conduction node and having a second node;
a second switch circuit having a first conduction node coupled to the second node of the filter circuit, having a second conduction node coupled to the second supply input node, and having a control node; and
a drive circuit having an input node coupled to one of the control node of the first switch circuit and the first node of the filter circuit, and having an output node coupled to the control node of the second switch circuit.

### Claim 2 (depends on 1)

The power supply of claim 1, further comprising:
a third switch circuit having a first conduction node coupled to the first node of the filter circuit, a second conduction node coupled to the second supply input node, and a control node configured to receive a second control signal; and
wherein the drive circuit has the input node coupled to one of the control node of the first switch circuit, the first node of the filter circuit, and the control node of the third switch circuit.

### Claim 3 (depends on 1)

The power supply of claim 1, further comprising a diode having an anode coupled to the second node of the filter circuit and having a cathode coupled to the supply output node.

### Claim 4 (depends on 1)

The power supply of claim 1, further comprising a capacitor coupled between the supply output node and the second supply input node.

### Claim 5 (depends on 1)

The power supply of claim 1, further comprising a controller having a first controller output node coupled to the control node of the first switch circuit and configured to generate the first control signal on the first controller output node.

### Claim 6 (depends on 1)

The power supply of claim 1, further comprising:
a controller having a first controller output node coupled to the control node of the first switch, having a feedback node, and configured to generate the first control signal on the first controller output node; and
a feedback circuit having an input node coupled to the supply output node and having an output node coupled to the feedback node of the controller.

### Claim 7 (depends on 1)

The power supply of claim 1 wherein the driving circuit is configured to cause the second switching circuit to be open while the first switching circuit is open and to be closed while the first switching circuit is closed during a boost mode, and to cause the second switching circuit to be open during a buck mode.

### Claim 8 (depends on 1)

The power supply of claim 1, further comprising:
a third switch circuit having a first conduction node coupled to the first node of the filter circuit, a second conduction node coupled to the second supply input node, and a control node configured to receive a second control signal; and
wherein the drive circuit includes the input node coupled to the first node of the filter circuit,
an NMOS transistor having a drain node coupled to the input node, having a source node coupled to the output node, and having a control node,
a voltage-limiter circuit having a first node coupled to the control node of the NMOS transistor and having a second node coupled to the second supply input node,
a fourth switch circuit coupled across the voltage-limiter and having a control node,
an impedance circuit having a first node coupled to the first supply input node and having an output node coupled to the control node of the NMOS transistor, and
a comparator circuit having a first input node coupled to the first supply input node, a second input node coupled to the supply output node, and an output node coupled to the control node of the fourth switch circuit.

### Claim 9 (depends on 8)

The power supply of claim 8, further comprising a controller having a first controller output node coupled to the control node of the first switch circuit, having a second controller output node coupled to the control node of the third switch, and configured to generate the first and second control signals on the first and second controller output nodes, respectively.

### Claim 10 (depends on 1)

The power supply of claim 1, further comprising:
a third switch circuit having a first conduction node coupled to the first node of the filter circuit, a second conduction node coupled to the second supply input node, and a control node configured to receive a second control signal; and
wherein the drive circuit includes the input node coupled to the first node of the filter circuit,
an NMOS transistor having a drain node coupled to the input node, having a source node coupled to the output node, having a control node, and having a substrate node coupled to the source node,
a Zener diode having a cathode coupled to the control node of the NMOS transistor and having an anode coupled to the second supply input node,
a fourth switch circuit coupled across the Zener diode and having a control node,
an impedance circuit having a first node coupled to the first supply input node and having an output node coupled to the control node of the NMOS transistor, and
a comparator circuit having a first input node coupled to the first supply input node, a second input node coupled to the supply output node, and an output node coupled to the control node of the fourth switch circuit, the comparator circuit configured to cause the first switch circuit to couple the control node of the NMOS transistor to the second supply input node in response to the first input voltage being greater than the output voltage.

### Claim 11 (depends on 10)

The power supply of claim 10, further comprising a controller having a first controller output node coupled to the control node of the first switch circuit, having a second controller output node coupled to the control node of the third switch, and configured to generate the first and second control signals on the first and second controller output nodes, respectively.

### Claim 12 (depends on 1)

The power supply of claim 1, further comprising:
a third switch circuit having a first conduction node coupled to the first node of the filter circuit, a second conduction node coupled to the second supply input node, and a control node configured to receive a second control signal; and
wherein the drive circuit includes
the input node coupled to the control node of the first switch circuit,
an inverter having an input node coupled to the input node of the drive circuit, and having an output node coupled to the output node of the drive circuit,
a fourth switch circuit coupled between the output node of the drive circuit and the control node of the second switch circuit,
an impedance circuit having a first node coupled to the control node of the second switch circuit and a second node coupled to the second supply input node, and
a comparator circuit having a first input node coupled to the first supply input node, a second input node coupled to the supply output node, and an output node coupled to the control node of the fourth switch circuit, the comparator circuit configured to cause the fourth switch circuit to couple the output node of the drive circuit to the control node of the second switch circuit in response to the first input voltage being less than the output voltage.

### Claim 13

A method, comprising:
driving first and second nodes of a power-supply phase with a high-side switch circuit and a first low-side switch circuit, respectively, during a current-increasing portion of a boost mode; and
driving the first low-side switch circuit in response to a signal at the first node of the power-supply phase.

### Claim 14 (depends on 13)

The method of claim 13, further comprising driving the first node of the power-supply phase with a second low-side switch circuit during a current-decreasing portion of the boost mode.

### Claim 15 (depends on 14)

The method of claim 14, further comprising:
generating first and second control signals with a power-supply controller;
driving the high-side switch circuit in response to the first control signal; and
driving the second low-side switch circuit in response to the second control signal.

### Claim 16 (depends on 13)

The method of claim 13, further comprising deactivating the first low-side switch circuit during a buck mode.

### Claim 17

A method, comprising:
driving first and second nodes of a power-supply phase with a high-side switch circuit and a first low-side switch circuit, respectively, during a current-increasing portion of a boost mode; and
driving the high-side switch circuit and the first low-side switch circuit in response to a same control signal from a power-supply controller integrated circuit.

### Claim 18 (depends on 17)

The method of claim 17, further comprising driving the first node of the power-supply phase with a second low-side switch circuit during a current-decreasing portion of the boost mode.

### Claim 19 (depends on 18)

The method of claim 18, further comprising:
generating first and second control signals with a power-supply controller;
driving the high-side switch circuit and first low-side switch circuit in response to the first control signal; and
driving the second low-side switch circuit in response to the second control signal.

### Claim 20 (depends on 17)

The method of claim 17, further comprising deactivating the first low-side switch circuit during a buck mode.
