# US 2019/0172832 A1 · Finfet sram layout and method of making the same

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 2019/0172832 A1
- Document ID: US20190172832A1
- Status: Published application
- Kind: A1
- Application number: 15/830,671
- Filed: 2017-12-04
- Published: 2019-06-06
- Earliest claimed: 2017-12-04
- Assignees: Globalfoundries Inc.
- Applicants: GLOBALFOUNDRIES Inc.
- Inventors: Ming-Cheng Chang; Nigel Chan; Ralf Van Bentum
- Web page: https://patentgrep.com/patent/US20190172832A1

## CPC

- H10B 10/12: {comprising a MOSFET load element}
- H10D 30/6219: {characterised by the source or drain electrodes}
- H10D 64/512: {Disposition of the gate electrodes, e.g. buried gates}
- H10D 84/0172: {Manufacturing their gate conductors}
- H10D 84/0193: {the components including FinFETs}
- H10D 84/038: {using silicon technology, e.g. SiGe}
- H10D 84/853: {comprising FinFETs}
- H10D 89/10: Integrated device layouts
- H10B: ELECTRONIC MEMORY DEVICES
- H10D: INORGANIC ELECTRIC SEMICONDUCTOR DEVICES

## Abstract

A method of forming a finFET SRAM and related device, are provided. Embodiments include forming a plurality of silicon fins in a substrate; and forming a gate over each of the fins, wherein all of the fins are diagonally skewed in a single direction relative to the gates, and all of the gates extend in a single direction relative to the respective fins.

## Claims

### Claim 1

A method comprising:
forming a plurality of silicon fins in a substrate;
forming a gate over each of the fins; and
forming source/drain (S/D) contacts in a diagonally skewed direction relative to the gates; and
wherein all of the fins are diagonally skewed in a single direction relative to the gates, and
wherein all of the gates extend in a single direction relative to the respective fins.

### Claim 2 (depends on 1)

The method according to claim 1, comprising:
forming the fins and gates as a fin field effect transistor (finFET) memory device.

### Claim 3 (depends on 2)

The method according to claim 2, wherein the finFET memory device comprises static random-access memory (SRAM) cell.

### Claim 4 (depends on 3)

The method according to claim 3, wherein the SRAM cell comprises a six transistor finFET SRAM high density (HD) cell.

### Claim 5 (depends on 1)

The method according to claim 1, wherein the single direction of the fins is non-orthogonal relative to the respective gates.

### Claim 6 (depends on 1)

The method according to claim 1, wherein the single direction of the gates is non-orthogonal relative to the respective fins.

### Claim 7 (depends on 1)

The method according to claim 1, comprising:
forming each fin at an angle of 50 to 70 degrees relative to the respective gate.

### Claim 8 (depends on 7)

The method according to claim 7, comprising:
forming each fin at an angle of 66 degrees relative to the respective gate.

### Claim 9

(canceled)

### Claim 10

A device comprising:
a plurality of silicon fins formed in a substrate; and
a gate formed over each of the fins,
wherein all of the fins are diagonally skewed in a single direction relative to the gates, and
wherein all of the gates extend in a single direction relative to the respective fins, and
wherein the finFET memory device comprises static random-access memory (SRAM) cell.

### Claim 11 (depends on 10)

The device according to claim 10, comprising:
the fins and gates formed as a fin field effect transistor (finFET) memory device.

### Claim 12

(canceled)

### Claim 13 (depends on 10)

The device according to claim 10, wherein the SRAM cell comprises a six transistor finFET SRAM high density (HD) cell.

### Claim 14 (depends on 10)

The device according to claim 10, wherein the single direction of the fins is non-orthogonal relative to the respective gates.

### Claim 15 (depends on 10)

The device according to claim 10, wherein the single direction of the gates is non-orthogonal relative to the respective fins.

### Claim 16 (depends on 10)

The device according to claim 10, comprising:
each fin formed at an angle of 50 to 70 degrees relative to the respective gate.

### Claim 17 (depends on 16)

The device according to claim 16, comprising:
each fin formed at an angle of 66 degrees relative to the respective gate.

### Claim 18 (depends on 10)

The device according to claim 10, further comprising:
source/drain (S/D) contacts formed in a diagonally skewed direction relative to the gates.

### Claim 19

A method comprising:
forming a plurality of silicon fins in a substrate; and
forming a gate over each of the fins,
wherein all of the fins are diagonally skewed in a single direction at an angle relative to the gates,
wherein all of the gates extend in a single direction relative to the respective fins, and the fins and gates comprise a six transistor finFET SRAM high density (HD) cell.

### Claim 20 (depends on 19)

The method according to claim 19, comprising:
forming each fin at an angle of 66 degrees relative to the respective gate.