Physical vapor deposition process for semiconductor interconnection structures
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsNai-Hao YANG, Hung-Wen SU, Kuan-Chia CHEN
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsNai-Hao YANG, Hung-Wen SU, Kuan-Chia CHEN
Estimating the term…
The present disclosure provides methods for forming a conductive fill material (e.g., a conductive feature) by a physical vapor deposition (PVD) process. In one embodiment, a method of forming a conductive fill material on a substrate includes maintaining a first substrate temperature at a first range for a first period of time while forming a pre-layer of a conductive fill material on a substrate, providing a thermal energy to the substrate to maintain the substrate at a second substrate temperature at a second range for a second period of time, wherein the second substrate temperature is higher than the first substrate temperature, and continuously providing the thermal energy to the substrate to maintain the substrate a third substrate temperature at a third range for a third period of time to form a bulk layer of the conductive fill material on the substrate
A method of forming a conductive fill material on a substrate, comprising:
A method of forming a conductive fill material on a substrate, comprising:
-20. (canceled)
A method comprising:
Dependencies are inferred from the claim text.