Pipelined Analog-To-Digital Converter
AssigneeTelefonaktiebolaget LM Ericsson (publ)
InventorsMattias Palm, Daniele Mastantuono, Roland Strandberg
Life of this patent
Estimating the term…
Loading patent…
AssigneeTelefonaktiebolaget LM Ericsson (publ)
InventorsMattias Palm, Daniele Mastantuono, Roland Strandberg
Estimating the term…
A pipelined ADC (25) is disclosed, comprising a first sub ADC (50) and a second sub ADC (60). The second sub ADC (60) is configured to receive, as an input, an analog residue generated by the first sub ADC (50). The first sub ADC (50) is configured to operate in a first conversion phase, in which it generates a digital output of the first sub ADC (50), and a second conversion phase, in which it generates the analog residue. The first sub ADC (50) comprises a reference-voltage generator circuit (52) configured to generate a reference voltage (vref) of the first sub ADC (50) and having a first mode of operation and a second mode of operation, in which the noise power of the reference voltage (vref) is less than in the first mode of operation. The reference-voltage generator circuit (52) is configured to operate in its first mode of operation in the first conversion phase and in its second mode of operation in the second conversion phase.
1-20. (Canceled)
A pipelined analog-to-digital converter (ADC), comprising:
A method of operating a pipelined analog-to-digital converter (ADC);
An electronic apparatus, comprising:
Dependencies are inferred from the claim text.