High voltage level shifter with short propagation delay
AssigneeTexas Instruments Incorporated
InventorsDanyang Zhu, Jie Feng, Xiaonan Wang, Ball Fan
Life of this patent
Estimating the term…
Abstract
A lever shifter includes an output driver and a high-side gate driver. The high-side gate driver is configured to drive the high-side output transistor, and is coupled to an on pulse signal line that conducts an on pulse, and is coupled to an off pulse signal line that conducts an off pulse. The high-side gate driver includes a blocking circuit configured to enable generation of a drive signal to the high-side output transistor based on a voltage of a first of the on or off pulse signal line being greater than a first predetermined amount and a voltage of a second of the on or off signal line being less than a second predetermined amount.
Claims10
A device comprising:
- a blocking circuit having:
- a first comparator including a first non-inverting input coupled to a first reference voltage source, a first inverting input coupled to an first signal node, and a first comparator output;
- a second comparator including a second non-inverting input coupled to a second signal node, a second inverting input coupled to a second reference voltage source, and a second comparator output;
- and
- an AND gate having a first input coupled to the first comparator output, a second input coupled to the second comparator output, and a reset output;
- and
- a set-reset (SR) latch having a reset input coupled to the reset output of the AND gate, and a latch output associated with a high side output terminal.
A device comprising:
- a blocking circuit having:
- a first comparator configured to generate a first comparator output signal when a first reference voltage is less than an OFF signal;
- and
- a second comparator configured to generate a second comparator output signal when an ON signal is less than a second reference voltage;
- and
- a logic circuit configured to reset a gate driver signal upon detecting the first comparator output signal and the second comparator output signal.
Dependencies are inferred from the claim text.