Storage device configured to update field programmable gate array and method of operating the same
AssigneeSamsung Electronics Co., Ltd.
InventorsWooSeong Cheong, Seonghoon WOO
Life of this patent
Estimating the term…
Abstract
A storage device includes a controller and a nonvolatile memory device. The controller includes a field programmable gate array (FPGA) and receives an FPGA image for updating the FPGA from an outside in response to a first command received from the outside. The nonvolatile memory device stores the FPGA image. The controller receives the FPGA image through a main interface or a sideband interface, and executes the FPGA image in response to a second command received from the outside.
Claims20
A storage device comprising:
- a nonvolatile memory device;
- and
- a controller including a field programmable gate array (FPGA), the controller configured to,
- receive, via a main interface or a sideband interface, an FPGA image from outside the storage device in response to a first command received from the outside,
- store the FPGA image in the nonvolatile memory device, and
- execute the FPGA image stored in the nonvolatile memory device in response to a second command received from the outside to update the FPGA.
A storage device comprising:
- a nonvolatile memory device;
- and
- a controller including an application specific integrated circuit (ASIC) and a field programmable gate array (FPGA), the FPGA configured to perform at least a part of functions of the ASIC, the controller configured to,
- receive an FPGA image from outside the storage device through a main interface or a sideband interface,
- store the FPGA image in the nonvolatile memory device, and
- execute the FPGA image to update the functions performed by the FPGA.
A method of operating a storage device which includes a nonvolatile memory device, and a controller including a field programmable gate array (FPGA), the method comprising:
- receiving an FPGA image from outside the storage device through a main interface or a sideband interface in response to a first command received from the outside;
- storing the FPGA image in the nonvolatile memory device;
- loading the FPGA image stored in the nonvolatile memory device in response to a second command received from the outside;
- and
- executing the FPGA image loaded from the nonvolatile memory device in response to the second command.
Dependencies are inferred from the claim text.