Back to results
US 2019/0155432 A1Published application
Display device
AssigneeSilicon Works Co., Ltd.
InventorsJong Min PARK, Hyun Woo JEONG, Ha Na CHOI, Hun Yong LIM
Life of this patent
Estimating the term…
Abstract
Provided is a display device that transmits and receives data on the basis of a MPI protocol. The display device includes a microcontroller, source drivers, and first and second MPI buses, wherein the microcontroller and the source drivers perform bi-directional communication on the basis of the MPI protocol in which transmission types for occupying the first and second MPI buses are set.
Claims20
A display device comprising:
- first and second source drivers configured to receive a first clock signal and a first data signal from a microcontroller on the basis of a multi point-to-point interface (MPI) protocol, acquire read data by driving touch sensors of a display panel, and transmit a second clock signal and a second data signal including the read data on the basis of the MPI protocol;
- the microcontroller configured to transmit the first clock signal and the first data signal to the first and second source drivers on the basis of the MPI protocol, receive the second clock signal and the second data signal on the basis of the MPI protocol, and calculate a touch coordinate of the display panel by using the read data included in the second data signal;
- and
- first and second MPI buses configured to connect the first and second source drivers and the microcontroller to each other such that data communication is possible between the first and second source drivers and the microcontroller,
- wherein a transmission type for occupying the first and second MPI buses between the microcontroller and the first and second source drivers is set in the MPI protocol.
2 more elements
A display device comprising:
- a microcontroller including first and second transmission buffers that transmit a first clock signal and a first data signal to a plurality of source drivers on the basis of a multi point-to-point interface (MPI) protocol and first and second reception buffers that receive a second clock signal and a second data signal from the plurality of source drivers on the basis of the MPI protocol;
- the plurality of source drivers including third and fourth transmission buffers that transmit a second clock signal and a second data signal to the microcontroller on the basis of the MPI protocol and third and fourth reception buffers that receive the first clock signal and the first data signal from the microcontroller on the basis of the MPI protocol;
- a first MPI bus configured to connect the first and second transmission buffers of the microcontroller and the third and fourth reception buffers of the plurality of source drivers to each other such that data communication is possible between the first and second transmission buffers of the microcontroller and the third and fourth reception buffers of the plurality of source drivers;
- and
- a second MPI bus configured to connect the first and second reception buffers of the microcontroller and the third and fourth transmission buffers of the plurality of source drivers to each other such that data communication is possible between the first and second reception buffers of the microcontroller and the third and fourth transmission buffers of the plurality of source drivers,
- wherein a transmission type for occupying the first and second MPI buses between the microcontroller and the plurality of source drivers is set in the MPI protocol.
3 more elements
Dependencies are inferred from the claim text.