Silicon and silicon germanium nanowire formation
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsKuo-Cheng CHING, Carlos H. DIAZ, Jean-Pierre COLINGE
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsKuo-Cheng CHING, Carlos H. DIAZ, Jean-Pierre COLINGE
Estimating the term…
Among other things, one or semiconductor arrangements, and techniques for forming such semiconductor arrangements are provided. For example, one or more silicon and silicon germanium stacks are utilized to form PMOS transistors comprising germanium nanowire channels and NMOS transistors comprising silicon nanowire channels. In an example, a first silicon and silicon germanium stack is oxidized to transform silicon to silicon oxide regions, which are removed to form germanium nanowire channels for PMOS transistors. In another example, silicon and germanium layers within a second silicon and silicon germanium stack are removed to form silicon nanowire channels for NMOS transistors. PMOS transistors having germanium nanowire channels and NMOS transistors having silicon nanowire channels are formed as part of a single fabrication process.
A semiconductor arrangement, comprising:
A method for forming a semiconductor arrangement, comprising:
A method for forming a semiconductor arrangement, comprising:
Dependencies are inferred from the claim text.