Multiplexing distinct signals on a single pin of a memory device
AssigneeMicron Technology, Inc.
InventorsRobert Nasry Hasbun, Timothy M. Hollis, Jeffrey P. Wright, Dean D. Gans
Life of this patent
Estimating the term…
Abstract
Methods, systems, and devices for multiplexing distinct signals on a single pin of a memory device are described. Techniques are described herein to multiplex data using a modulation scheme having at least three levels. The modulated data may be communicated to multiple memory dies over a shared bus. Each of the dies may include a same or different type of memory cell and, in some examples, a multi-level signaling scheme may be pulse amplitude modulation (PAM). Each unique symbol of the modulated signal may be configured to represent a plurality of bits of data.
Claims28
An apparatus, comprising:
- a multiplexer coupled with a bus, the multiplexer configured to multiplex first data and second data in a signal modulated using a first modulation scheme having at least three levels;
- a first memory die coupled with the bus, the first memory die configured to use at least the first data of the signal;
- a second memory die coupled with the bus, the second memory die configured to use at least the second data of the signal;
- and
- a memory controller coupled with the bus, the memory controller configured to transmit the first data and the second data to the first memory die and the second memory die through the bus in the signal.
A method, comprising:
- identifying first data and second data;
- multiplexing the first data and the second data in a signal modulated using a first modulation scheme having at least three levels based at least in part on identifying the first data and the second data;
- and
- transmitting the signal to a first memory die coupled with a bus and a second memory die coupled with the bus in the signal.
An apparatus, comprising:
- a first memory die coupled with a bus;
- a second memory die coupled with the bus;
- and
- a memory controller coupled with the bus, wherein the memory controller is operable to:
- identify first data and second data, wherein at least one of the first data or the second data comprises control data;
- multiplex the first data and the second data in a signal modulated using a first modulation scheme having at least three levels;
- and
- transmit the signal to the first memory die and the second memory die.
An apparatus, comprising:
- a first memory die coupled with a bus;
- a second memory die coupled with the bus;
- a third memory die coupled with the bus;
- and
- a memory controller coupled with the bus, wherein the memory controller is operable to:
- identify first data, second data, and third data;
- multiplex the first data, the second data, and the third data in a signal modulated using a first modulation scheme having at least five levels;
- and
- transmit the signal to the first memory die, the second memory die, and the third memory die.
Dependencies are inferred from the claim text.