Method, apparatus, system for early page granular hints from a pcie device
AssigneeIntel Corporation
InventorsIshwar Agarwal, Rupin H. Vakharwala, Rajesh M. Sankaran, Stephen R. Van Doren
Life of this patent
Estimating the term…
Abstract
Aspects of the embodiments are directed to systems and methods for providing and using hints in data packets to perform memory transaction optimization processes prior to receiving one or more data packets that rely on memory transactions. The systems and methods can include receiving, from a device connected to the root complex across a PCIe-compliant link, a data packet; identifying from the received device a memory transaction hint bit; determining a memory transaction from the memory transaction hint bit; and performing an optimization process based, at least in part, on the determined memory transaction.
Claims25
A method for performing a data prefetch to a cache memory, the method performed by a root complex compliant with a Peripheral Component Interconnect Express (PCIe) protocol, the method comprising:
- receiving, from a device connected to the root complex across a PCIe-compliant link, a data packet;
- identifying, from the received data packet, a memory transaction hint bit;
- determining a memory transaction from the memory transaction hint bit;
- and
- performing an optimization process based, at least in part, on the determined memory transaction.
A computer program product tangibly embodied on non-transitory computer-readable media, the computer program product comprising code that when executed cause a root complex hardware element to:
- receive, from a device connected to the root complex across a PCIe-compliant link, a data packet;
- identify, from the received data packet, a memory transaction hint bit;
- determine a memory transaction from the memory transaction hint bit;
- and
- perform an optimization process based, at least in part, on the determined memory transaction.
A method performed at a device connected to a root complex by a Peripheral Component Interconnect Express (PCIe)-compliant link, the method comprising:
- determining an imminent memory transaction using a memory connected to the root complex;
- setting a hint indication bit in a first reserved bit of a data packet;
- setting a memory transaction bit in a second reserved bit of the data packet;
- and
- transmitting the data packet to the root complex across the PCIe-compliant link.
Dependencies are inferred from the claim text.