Verification bit for one-way encrypted memory
AssigneeIntel Corporation
InventorsDavid M. Durham, Kai Cong, Vedvyas Shanbhogue, Barry E. Huntley, Jason W. Brandt, Siddhartha Chhabra, Ravi L. Sahita
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsDavid M. Durham, Kai Cong, Vedvyas Shanbhogue, Barry E. Huntley, Jason W. Brandt, Siddhartha Chhabra, Ravi L. Sahita
Estimating the term…
An embodiment of a semiconductor package apparatus may include technology to identify a first encrypted memory alias corresponding to a first portion of memory based on a verification indicator, where the first portion is decryptable and readable by both a privileged component and an unprivileged component, and identify a second encrypted memory alias corresponding to a second portion of memory based on the verification indicator, where the second portion is accessible by only the unprivileged component. Other embodiments are disclosed and claimed.
An electronic processing system, comprising:
A semiconductor package apparatus, comprising:
A method of managing a memory, comprising:
At least one computer readable medium, comprising a set of instructions, which when executed by a computing device, cause the computing device to:
Dependencies are inferred from the claim text.