Memory decision feedback equalizer
AssigneeMicron Technology, Inc.
InventorsJennifer E. Taylor, Raghukiran Sreeramaneni
Life of this patent
Estimating the term…
Abstract
A device includes a decoder configured to receive an input signal. The decoder is configured to also output a control signal based on the input signal. The device further includes an equalizer configured to receive a distorted bit as part of a data stream, receive the control signal, select a distortion correction factor based upon the control signal, apply the distortion correction factor to the distorted bit to offset inter-symbol interference from the data stream on the distorted input data to generate a modified value of the distorted bit, and generate a corrected bit based on the modified value of the distorted bit.
Claims20
A device, comprising:
- a decoder configured to:
- receive an input signal;
- and
- output a control signal based on the input signal;
- and
- an equalizer configured to:
- receive a distorted bit as part of a data stream;
- receive the control signal;
- select a distortion correction factor based upon the control signal;
- apply the distortion correction factor to the distorted bit to offset inter-symbol interference from the data stream on the distorted input data to generate a modified value of the distorted bit;
- and
- generate a corrected bit based on the modified value of the distorted bit.
A device, comprising:
- an input configured to receive a data value having an altered characteristic;
- a first group of switchable elements comprising a first switchable element and a second switchable element, wherein the first switchable element comprises a input configured to receive a first distortion correction factor, wherein the second switchable element comprises a input configured to receive an activation signal, wherein the first group of switchable elements is configured to output a first correction signal when the second switchable element receives the activation signal;
- a second group of switchable elements comprising a third switchable element and a fourth switchable element, wherein the third switchable element comprises a input configured to receive a second distortion correction factor, wherein the fourth switchable element comprises a input configured to receive the activation signal, wherein the second group of switchable elements is configured to output a second correction signal when the fourth switchable element receives the activation signal;
- and
- an output coupled to each of the first group of switchable elements and the second group of switchable elements, wherein the output is configured receive the first correction signal when generated by the first group of switchable elements, wherein the output is configured receive the second correction signal when generated by the second group of switchable elements.
A device, comprising:
- a first equalizer configured to:
- receive a distorted bit as part of a data stream;
- receive a distortion correction factor related to a binary state of a first bit received at a first time prior to receiving the distorted bit;
- receive an activation signal related to the binary state of the first bit;
- and
- generate a first corrected data value based upon the distorted bit, the distortion correction factor, and the activation signal;
- and
- a decision-making element comprising:
- a first input configured to receive the first corrected data value;
- a second input configured to receive a selection signal related to a binary state of a second bit received at a second time prior to receiving the distorted bit and subsequent to receiving the first bit;
- and
- an output configured to transmit the first corrected data value as a corrected bit when the selection signal comprises a first value.
Dependencies are inferred from the claim text.