Stacked memory device, a system including the same and an associated method
AssigneeSamsung Electronics Co., Ltd.
InventorsHYUN-SUNG SHIN, Ik-Joon Choi, So-Young Kim, Tae-Kyu Byun, Jae-Youn Youn
Life of this patent
Estimating the term…
Loading patent…
AssigneeSamsung Electronics Co., Ltd.
InventorsHYUN-SUNG SHIN, Ik-Joon Choi, So-Young Kim, Tae-Kyu Byun, Jae-Youn Youn
Estimating the term…
A stacked memory device includes; a logic semiconductor die; a plurality of memory semiconductor dies stacked with the logic semiconductor die, wherein each of the memory semiconductor dies includes a memory integrated circuit and one or more of the memory semiconductor dies is a calculation semiconductor die including a calculation unit; and through-silicon vias electrically connecting the logic semiconductor die and the plurality of memory semiconductor dies, wherein each of the calculation units is configured to perform calculations based on broadcast data and internal data and to generate calculation result data, wherein the broadcast data is commonly provided to the calculation semiconductor dies through the through-silicon vias, and the internal data is respectively read from the memory integrated circuits of the calculation semiconductor dies.
A stacked memory device, comprising:
A memory system, comprising:
A method of operating a stacked memory device, the stacked memory device including a calculation unit in each of a plurality of calculation semiconductor dies stacked in a vertical direction, the method comprising:
(canceled)
Dependencies are inferred from the claim text.