Back to results
US 2019/0095379 A1Published application
Serial bus auto-addressing
AssigneeElmos Semiconductor AG
InventorsChristian Schmitz, Bernd Burchard
Life of this patent
Estimating the term…
Loading patent…
Loading patent…
AssigneeElmos Semiconductor AG
InventorsChristian Schmitz, Bernd Burchard
Estimating the term…
A bus node is capable of performing a method, for the assigning of bus node addresses to bus nodes of a serial data bus. The method is performed with the aid of bus shunt resistors in the individual bus nodes in an assignment time period. After assigning bus node addresses to the bus nodes of the serial data bus system in the assignment time period, there follows an operating time period. For this purpose, the bus node comprises such a bus shunt resistor. The bus node is characterized by a bus shunt bypass switch which, prior to assigning a bus node address to the bus node in the assignment time period is opened and which after the assignment of bus node address to the bus node in the assignment time period is closed, and which is closed in the operating time period.
-27. (canceled)
An addressable bus node, comprising:
A method for assigning addresses to addressable bus nodes for communication within a serial bus system comprising a bus line having a downstream end and at least first and second addressable bus nodes connecting in series to the bus line such that the second addressable bus node is arranged upstream of the first addressable bus node and zero or more additional addressable bus nodes are arranged upstream of the second addressable bus node and a bus line current coming from the second addressable bus node flows through the first addressable bus node toward the downstream end of the bus line and a respective bus line current coming from each individual of the zero or more additional addressable bus nodes arranged upstream of the second addressable bus node flows through each addressable bus node arranged downstream of the respective individual addressable bus node, wherein the method comprises the steps of:
An addressable bus node, comprising:
Dependencies are inferred from the claim text.