Techniques for performance analysis of processor instruction execution
AssigneeIntel Corporation
InventorsKonstantin Levit-Gurevich, Michael Berezalsky, Noam Itzhaki, Arik Narkis
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsKonstantin Levit-Gurevich, Michael Berezalsky, Noam Itzhaki, Arik Narkis
Estimating the term…
Techniques and apparatus for performance analysis of a program are described. In one embodiment, for example, an apparatus may include at least one memory, and logic, at least a portion of comprised in hardware coupled to the at least one memory, to access a program for performance analysis, the program comprising at least one producer instruction and at least one consumer instruction for the at least one producer instruction, and generate an analysis program based on the program, the analysis program comprising a stall time instruction set to determine a stall time of the at least one producer instruction, the stall time instruction set comprising a first time stamp instruction immediately preceding a consumer instruction, a second time stamp instruction immediately following the consumer instruction, and a stall time instruction to determine the stall time as the difference between the second time stamp and the first time stamp. Other embodiments are described and claimed.
An apparatus, comprising:
A method, comprising:
A non-transitory computer-readable storage medium that stores computer-executable instructions for execution by processing circuitry of a computing device to generate invariant-reference compressed data, the computer-executable instructions, when executed, to cause the computing device to:
Dependencies are inferred from the claim text.