Systems and methods for facilitating truly random bit generation
AssigneeThe Boeing Company
InventorsWayne R. Howe, Jeffrey H. Hunt
Life of this patent
Estimating the term…
Abstract
Various techniques provide systems and methods for facilitating truly random bit generation. In one example, a method includes receiving a first truly random bit stream in a first memory that includes a plurality of memory cells. Each of the plurality of memory cells stores a respective one bit of the first truly random bit stream. The method further includes generating, by a logic circuit, each bit of a second truly random bit stream based on a respective pair of bits of the first truly random bit stream. The method further includes storing the second truly random bit stream in a second memory. Related methods and devices are also provided.
Claims20
A method comprising:
- receiving (405) in a first memory (315) a first truly random bit stream;
- receiving (410) in a second memory (325) a second truly random bit stream;
- generating (415), by a logic circuit (335), a third truly random bit stream by performing bitwise operations to combine each bit of the first truly random bit stream with a corresponding bit of the second truly random bit stream;
- and
- storing (420) the third truly random bit stream in a third memory.
A method comprising:
- receiving (1105) a first truly random bit stream in a first memory (705) comprising a plurality of memory cells (710A, 710B), wherein each of the plurality of memory cells stores a respective one bit of the first truly random bit stream;
- generating (1110), by a logic circuit (715), each bit of a second truly random bit stream based on a respective pair of bits of the first truly random bit stream;
- and
- storing (1115) the second truly random bit stream in a second memory (510).
A device comprising:
- a memory (705) comprising a plurality of memory cells (710A, 710B), wherein each of the plurality of memory cells is configured to store a respective one bit of a first truly random bit stream;
- and
- a logic circuit (715) configured to generate each bit of a second truly random bit stream based on a respective pair of bits of the first truly random bit stream.
Dependencies are inferred from the claim text.