Inter-cluster communication of live-in register values
AssigneeIntel Corporation
InventorsSofia Pediaditaki, Ethan Schuchman, Rangeen Basu Roy Chowdhury, Manjunath Shevgoor
Life of this patent
Estimating the term…
Abstract
Embodiments of apparatuses, methods, and systems for inter-cluster communication of live-in register values are described. In an embodiment, a processor includes a plurality of execution clusters. The processor also includes a cache memory in which to store a value to be produced by a first execution cluster of the plurality of execution clusters and consumed by a second execution cluster of the plurality of execution clusters. The cache memory is separate from a system memory hierarchy and a register set of the processor.
Claims20
A processor comprising:
- a plurality of execution clusters;
- and
- a cache memory in which to store a value to be produced by a first execution cluster of the plurality of execution clusters and consumed by a second execution cluster of the plurality of execution clusters, the cache memory separate from a system memory hierarchy and a register set of the processor.
A method comprising:
- detecting, by scan unit of a processor, that a first instruction is to produce a value to be consumed by a second instruction;
- allocating an entry in a cache memory of the processor in which to store the value, the cache memory separate from a system memory hierarchy and a register set of the processor;
- and
- assigning an identifier of the entry to the second instruction.
A system comprising:
- a system memory having a hierarchy of levels;
- a processor including:
- a plurality of execution clusters;
- a first cache memory in the hierarchy of levels of the system memory;
- and
- a second cache memory in which to store a value to be produced by a first execution cluster of the plurality of execution clusters and consumed by a second execution cluster of the plurality of execution clusters, the second cache memory separate from the first cache memory and the hierarchy of levels of the system memory hierarchy.
Dependencies are inferred from the claim text.