Back to results
US 2019/0095131 A1Published application
Non-volatile memory module architecture to support memory error correction
AssigneeMicron Technology, Inc.
InventorsGeorge Pax, Jonathan Parry
Life of this patent
Estimating the term…
Abstract
Apparatus and methods are provided for operating a non-volatile memory module. In an example, a method can include filling a first plurality of pages of a first non-volatile memory with first data from a first data lane that includes a first volatile memory device, and filling a second plurality of pages of the first non-volatile memory device with second data from a second data lane that includes a second volatile memory device. In certain examples, the first plurality of pages does not include data from the second data lane.
Claims20
An apparatus, comprising:
- a dynamic random access memory (DRAM);
- a non-volatile memory (NVM) coupled to the DRAM;
- a register that provides functionality to identify chip failure of the NVM associated with restoring data from the NVM to the DRAM following a loss of system power to the apparatus;
- and
- a controller configured to:
- receive, from a host device, a first command that is based at least in part on a loss of system power to the apparatus;
- transfer data from the DRAM to the NVM based at least in part on receiving the first command from the host device;
- receive, from the host device, a second command that is based at least in part on the system power to the apparatus being re-established;
- restore the data from the NVM to the DRAM upon receiving the second command from the host device;
- identify chip failure of the NVM in the register, the chip failure based at least in part on restoring the data from the NVM to the DRAM;
- and
- operate the apparatus based at least in part on the chip failure identified and according to instructions from a host device.
9 more elements
A method, comprising:
- transferring data from a first memory device of a n dual inline memory module (DIMM) to a second memory device of the DIMM upon a power loss, wherein the data is routed from the first memory device to the second memory device based at least in part on a configuration of the NVDIMM, and wherein the first memory device comprises a first type of memory media and the second memory device comprises a second type of memory media different from the first type of memory media;
- restoring the data from the second memory device to the first memory device upon power to the DIMM being re-established;
- identifying a chip failure of the second memory device associated with restoring the data from the second memory device to the first memory device;
- and
- operating the DIMM based at least in part on the chip failure identified and according to instructions from a host device.
2 more elements
An apparatus, comprising:
- a first memory device comprising a first type of memory media;
- a second memory device comprising a second type of memory media that is different from the first type of memory media;
- a register that provides functionality to identify chip failure of the second memory device associated with restoring data from the second memory device to the first memory device following a loss of system power to the apparatus;
- and
- a controller configured to:
- transfer data from the first memory device to the second memory device based at least in part on device loss of system power to the apparatus while operating on power provided by the backup power source;
- restore the data from the second memory device to the first memory device based at least in part on the system power to the apparatus being re-established;
- identify chip failure of the second memory device in the register, the chip failure based at least in part on restoring the data from the second memory device to the first memory device;
- and
- operate the apparatus based at least in part on the chip failure identified.
7 more elements
Dependencies are inferred from the claim text.