Loading patent…
AssigneeWupatec
InventorsEmmanuel GATARD, Pierre LACHAUD
Estimating the term…
A DC-to-DC converter block with multiple supply voltages includes a power circuit, the power circuit including N depletion-mode HEMT transistors (T3_1, T3_2, T3_N), N being a natural number greater than or equal to 3. The DC-to-DC converter block also includes a gate drive circuit for the N depletion-mode HEMT transistors (T3_1, T3_2, T3_N) of the power circuit, the drive circuit including depletion-mode HEMT transistors (T1_1, T2_1, T1_2, T2_2, T1_N, T2_N) configured to drive the gates of the N depletion-mode HEMT transistors (T3_1, T3_2, T3_N) of the power circuit, and the power circuit being powered by N positive and non-zero supply voltages, namely a lower supply voltage (VDD_1), an upper supply voltage (VDD_N), and (N−2) intermediate supply voltages (VDD_2) distributed between the lower (VDD_1) and upper (VDD_N) supply voltages.
1-14. (canceled)
A high-frequency and high-power multi-power supply voltage dc/dc converter block comprising a power circuit, the output of the power circuit being the output of the dc/dc converter block, the power circuit comprising N depletion high-electron-mobility (HEMT) transistors, N being a positive integer greater than or equal to 3, the dc/dc converter block further comprising a driving circuit of the gates of the N depletion HEMT transistors of the power circuit, wherein the driving circuit comprises depletion HEMT transistors configured to drive the gates of the N depletion HEMT transistors of the power circuit, and wherein the power circuit is power supplied with N non-zero and positive power supply voltages, namely, a low power supply voltage, a high power supply voltage and (N−2) intermediary power supply voltages, the high power supply voltage being greater than the low power supply voltage, each intermediary power supply voltage being different from the low and high power supply voltages and the (N−2) intermediary power supply voltages being different from each other and comprised between the low and high power supply voltages.
The multi-power supply voltage dc/dc converter block according to claim 1, wherein the power circuit comprises a depletion HEMT lower power transistor and (N−1) depletion HEMT upper power transistors, the conduction output terminal of the lower power transistor being connected to the low power supply voltage, the conduction input terminal of one of the upper power transistors being connected to the high power supply voltage, the conduction input terminals of the (N−2) other upper power transistors being respectively connected to the (N−2) intermediary power supply voltages, the output of the power circuit being connected to the conduction input terminal of the lower power transistor and to the conduction output terminals of the (N−1) upper power transistors, and the gates of the lower and upper power transistors being connected to the driving circuit of the dc/dc converter block, such that the output voltage of the power circuit of the dc/dc converter block is bounded by the low and high power supply voltages.
The multi-power supply voltage dc/dc converter block according to claim 1, further comprising power supply bypass capacitors respectively arranged in parallel to the N power supply voltages.
The multi-power supply voltage dc/dc converter block according to claim 1, wherein the driving circuit comprises, for each gate of depletion HEMT transistor of the power circuit to be driven, a first depletion HEMT driving transistor, a second depletion HEMT driving transistor, first, second and third resistors, a Schottky diode and an auxiliary power supply voltage, the source of the first driving transistor being connected to the ground, the drain of the first driving transistor being connected to one of the terminals of the first resistor and to one of the terminals of the second resistor, the gate of the first driving transistor being connected to a corresponding input of the driving circuit, the gate of the second driving transistor being connected to the other of the terminals of the first resistor, the source of the second driving transistor being connected to the other of the terminals of the second resistor, to the cathode of the Schottky diode and to one of the terminals of the third resistor, the anode of the Schottky diode being connected to the auxiliary power supply voltage, the other of the terminals of the third resistor being connected to the gate of the corresponding depletion HEMT transistor of the power circuit to be driven, the drain of the second driving transistor being connected to the low power supply voltage when the low power supply voltage is connected to the conduction output terminal of the corresponding depletion HEMT transistor of the power circuit to be driven, or being connected to the corresponding intermediary or high power supply voltage if the intermediary or high power supply voltage is connected to the conduction input terminal of the corresponding depletion HEMT transistor of the power circuit to be driven, the auxiliary power supply voltage being greater than the pinch-off voltage of the second driving transistor, and the low power supply voltage being greater than the auxiliary power supply voltage plus the pinch-off voltage of the corresponding depletion HEMT transistor of the power circuit to be driven.
The multi-power supply voltage dc/dc converter block according to claim 4, wherein each input voltage at a corresponding input of the driving circuit is negative and between 0V and −Vp, Vp being the pinch-off voltage of the driving transistor whose gate is connected to the corresponding input of the driving circuit, the input voltage being provided by an interface circuit connected to a control digital circuit.
The multi-power supply voltage dc/dc converter block according to claim 4, wherein only one input voltage at a time, among the input voltages of the driving circuit, is in an activated state.
The multi-power supply voltage dc/dc converter block according to claim 1, wherein the sizes of gate of the depletion HEMT transistors of the driving circuit are lower than those of the depletion HEMT transistors of the power circuit.
The multi-power supply voltage dc/dc converter block according to claim 1, wherein all components of the multi-power supply voltage dc/dc converter block are discrete components mounted on a printed circuit board.
The multi-power supply voltage dc/dc converter block according to claim 1, wherein all components of the multi-power supply voltage dc/dc converter block are monolithically integrated in an integrated circuit.
The multi-power supply voltage dc/dc converter block according to claim 1, wherein the HEMT transistors of the power circuit and the HEMT transistors of the driving circuit are made of one from gallium nitride (GaN), gallium arsenide (GaAs) and any other semi-conductor material constituted by III-V type materials.
The multi-power supply voltage dc/dc converter block according to claim 1, wherein the diodes are Schottky diodes and made of one of Si, SiC, GaAs, GaN technology and any other semi-conductor material constituted by III-V type materials.
A high-frequency and high-power multi-power supply voltage dc/dc converter for the envelope tracking technique, comprising a multi-power supply voltage dc/dc converter block according to claim 1 and an output filter connected to the output of the power circuit of the multi-power supply voltage dc/dc converter block, the output of the output filter constituting the output of the high-frequency and high-power multi-power supply voltage dc/dc converter.
A system for the envelope tracking technique comprising a multi-power supply voltage dc/dc converter for the envelope tracking technique according to claim 12, a RF power amplifier and an envelope tracking processing digital circuit, the envelope tracking processing digital circuit controlling the multi-power supply voltage dc/dc converter and the RF power amplifier, and the output of the multi-power supply voltage dc/dc converter being connected to the power supply voltage input of the RF power amplifier.
Dependencies are inferred from the claim text.