Slew Control For High-Side Switch
AssigneeMicrochip Technology Incorporated
InventorsSureshkumar Ramalingam, Udo Karthaus
Life of this patent
Estimating the term…
Abstract
A circuit for slew rate control for a high-side switch is disclosed. The circuit comprises a sample and level-shift circuit. The sample and level-shift circuit is connected to the high-side switch. The circuit further comprises a sampling capacitor, and the sampling capacitor is configured to sample an input voltage corresponding to the sample and level-shift circuit. Additionally, the circuit includes a charge-limiting circuit. The sampling capacitor is configured to charge a gate capacitance of the high-side switch. The charge-limiting circuit is configured to limit a rate of charge transferred to the gate capacitance of the high-side switch per unit of time.
Claims18
A circuit for slew rate control for a high-side switch, the circuit comprising:
- a sample and level-shift circuit, the sample and level-shift circuit connected to the high-side switch;
- a charge-limiting circuit;
- and
- a sampling capacitor configured to:
- sample an input voltage corresponding to the sample and level-shift circuit;
- and
- charge a gate capacitance of the high-side switch;
- and
- wherein the charge-limiting circuit configured to limit a rate of charge transferred to the gate capacitance of the high-side switch per unit of time.
A method for controlling a slew rate of a high-side switch, the method comprising:
- supplying an input current to a sample and level-shift circuit;
- sampling an input voltage with a sampling capacitor configured for the sampling of the input voltage;
- level-shifting the input voltage;
- charging a gate capacitance of the high-side switch using the sampling capacitor;
- and
- limiting a charge supplied to the sampling capacitor, the charge limited by at least one current sink.
A switch apparatus, comprising:
- a high-side switch;
- and
- a control circuit for slew rate control for a high-side switch, the control circuit comprising:
- a sample and level-shift circuit, the sample and level-shift circuit connected to the high-side switch;
- a charge-limiting circuit;
- and
- a sampling capacitor configured to:
- sample an input voltage corresponding to the sample and level-shift circuit;
- and
- charge a gate capacitance of the high-side switch;
- and
- wherein the charge-limiting circuit configured to limit a rate of charge transferred to the gate capacitance of the high-side switch per unit of time.
Dependencies are inferred from the claim text.